











LM66100

SLVSEZ8A -MARCH 2019-REVISED JUNE 2019

## LM66100 5.5-V, 1.5-A 79-m $\Omega$ , Low IQ Ideal Diode With Input Polarity Protection

#### **Features**

- Wide operating voltage range: 1.5 V − 5.5 V
- Reverse voltage standoff on VIN:
  - –6-V absolute maximum
- Maximum continuous current (I<sub>MAX</sub>): 1.5 A
- On-Resistance (R<sub>ON</sub>):
  - 5-V  $V_{IN} = 79$ -m $\Omega$  (typical)
  - 3.6-V V<sub>IN</sub> = 91-mΩ (typical)
  - 1.8-V  $V_{IN}$  = 141-mΩ (typical)
- Comparator chip enable (CE)
- Channel status indication (ST)
- Low current consumption:
  - 3.6-V V<sub>IN</sub> Shutdown current (I<sub>SD,VIN</sub>): 120-nA
  - 3.6-V V<sub>IN</sub> Quiescent current (I<sub>Q, VIN</sub>): 150-nA (typical)

## **Applications**

- Smart meters
- **Building automation**
- GPS and tracking
- Primary and backup batteries

## Description

The LM66100 is a Single-Input, Single-Output (SISO) integrated ideal diode that is well suited for a variety of applications. The device contains a P-channel MOSFET that can operate over an input voltage range of 1.5 V to 5.5 V and can support a maximum continuous current of 1.5 A.

The chip enable works by comparing the CE pin voltage to the input voltage. When the CE pin voltage is higher than VIN, the device is disabled and the MOSFET is off. When the  $\overline{CE}$  pin voltage is lower, the MOSFET is on. The LM66100 also comes with reverse polarity protection (RPP) that can protect the device from a miswired input, such as a reversed battery.

Two LM66100 devices can be used in an ORing configuration similar to a dual diode ORing implementation. In this configuration, the devices pass the highest input voltage to the output while blocking reverse current flow into the input supplies. These devices can compare input and output voltages to make sure that reverse current is blocked through an internal voltage comparator.


The LM66100 is available in a standard SC-70 package characterized for operation over a junction temperature range of -40°C to 125°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM66100	SC-70 (6)	2.1 mm x 2.0 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application**





## **Table of Contents**


1 2 3 4 5 6	Features         1           Applications         1           Description         1           Revision History         2           Pin Configuration and Functions         3           Specifications         4           6.1 Absolute Maximum Ratings         4           6.2 ESD Ratings         4           6.3 Recommended Operating Conditions         4           6.4 Thermal Information         4           6.5 Electrical Characteristics         5           6.6 Switching Characteristics         5	8.3 Feature Description	10 10 10 13 14 14 15 15
7 8	6.6 Switching Characteristics       5         6.7 Typical Characteristics       6         Parameter Measurement Information       7         Detailed Description       8         8.1 Overview       8         8.2 Functional Block Diagram       8	12.3 Trademarks  12.4 Electrostatic Discharge Caution  12.5 Glossary  13 Mechanical, Packaging, and Orderable Information	. 15 . 15 . 15

# 4 Revision History

Changes from Original (March 2019) to Revision A		
•	Changed from Advance Information to Production Data	



# 5 Pin Configuration and Functions



**Pin Functions** 

ı	PIN I/O		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	VIN	I	Device input
2	GND	-	Device ground
3	CE	I	Active-low chip enable. Can be connected to VOUT for reverse current protection. Do not leave floating.
4	N/C	-	Not internally connected, can be tied to GND or left floating.
5	ST	0	Active-low open-drain output, pulled low when the chip is disabled. Hi-Z when the chip is enabled. Connect to GND if not required.
6	VOUT	0	Device output



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Maximum Input Voltage Range	-6	6	V
V <sub>OUT</sub>	Maximum Output Voltage Range	-0.3	6	V
V <sub>CE</sub>	Maximum CE Pin Voltage	-0.3	6	V
V <sub>ST</sub>	Maximum ST Pin Voltage	-0.3	6	V
I <sub>SW, MAX</sub>	Maximum Continuous Switch Current		1.5	Α
I <sub>SW, PLS</sub>	Maximum Pulsed Switch Current (≤120 ms, 2% Duty Cycle)		2.5	Α
I <sub>D, PLS</sub>	Maximum Pulsed Body Diode Current (≤0.1 ms, 0.2% Duty Cycle)		2.5	Α
ICE	Maximum CE Pin Current	-1		mA
I <sub>ST</sub>	Maximum ST Pin Current	-1		mA
TJ	Junction temperature	-40	125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Maximum Lead Temperature (10 s soldering time)		300	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, allpins <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V <sub>IN</sub>	Input Voltage Range	1.5	5.5	V
V <sub>OUT</sub>	Output Voltage Range	1	5.5	V
VCE	CE Pin Voltage Range	0	5.5	V
V <sub>ST</sub>	ST Pin Voltage Range	0	5.5	V

## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	LM66100 DCK (SC-70)	UNIT
	I DERMAL METRIC	6 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	34	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	52	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.



## 6.5 Electrical Characteristics

Typical values are at 25°C with an input voltage of 3.6V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	S	MIN	TYP	MAX	UNIT
Input Sup	ply (VIN)							1
I <sub>SD,VIN</sub>	VIN Shutdown Current	VOUT = VIN VCE > VIN + 80mV I <sub>OUT</sub> = 0 A (VOUT =	onen)	25°C -40°C to 105°C		0.12	0.3	μA μA
		VOUT = VIN	орсп)	25°C		0.15	0.3	μA
$I_{Q,VIN}$	VIN Quiescent Current	VCE < VIN - 250mV I <sub>OUT</sub> = 0 A (VOUT =	open)	-40°C to 105°C		00	0.3	μΑ
				25°C		0.2	0.5	μΑ
		VOUT - VIN ≤ 5.5 V VCE > VIN + 80mV		-40°C to 85°C			2.7	μΑ
		VCE > VIN + 80mV		-40°C to 105°C			8	μA
I <sub>OUT, OFF</sub>	OUT to IN Leakage Current (Current out of VIN)	VOUT - VIN ≤ 4.5 V		-40°C to 85°C			1.7	μΑ
	(Current out of viiv)	VCE > VIN + 80mV		-40°C to 105°C			5.1	μA
		VOUT - VIN ≤ 1.0 V		-40°C to 85°C			0.7	μA
	V <del>CE</del> > VIN + 80mV			-40°C to 105°C			2.1	μA
ON-Resist	tance (RON)			•	'			
				25°C		79	95	
R <sub>ON</sub>	ON-State Resistance	IOUT = -200 mA	VIN = 5 V	-40°C to 85°C			110	-
				-40°C to 125°C			120	
				25°C		91	110	
R <sub>ON</sub>	ON-State Resistance	IOUT = -200 mA	VIN = 3.6 V	-40°C to 85°C			125	mΩ
				-40°C to 125°C			140	
				25°C		141	180	
R <sub>ON</sub>	ON-State Resistance	IOUT = -200 mA	VIN = 1.8 V	-40°C to 85°C			210	-
				-40°C to 125°C			230	
Comparat	or Chip Enable (CE)		·					
V <sub>ON</sub>	Turn ON Threshold	VCE - VIN		-40°C to 125°C	-250	-150	-80	mV
V <sub>OFF</sub>	Turn OFF Threshold	VCE - VIN		-40°C to 125°C	0	35	80	mV
ICE	CE Pin Leakage Current	VCE < VIN - 250mV		-40°C to 125°C	0	160	300	nA
ICE	CE Pin Leakage Current	VCE > VIN + 80mV		-40°C to 125°C	0	400	610	nA
Reverse C	Current Blocking (RCB) and Bo	dy Diode Characteris	stics					
I <sub>RCB</sub>	Reverse Activation Current	VCE = VOUT		-40°C to 125°C		0.5	1	Α
V <sub>FWD</sub>	Body Diode Forward Voltage	I <sub>OUT</sub> = 10 mA VCE > VIN + 80mV		-40°C to 125°C	0.1	0.5	1.1	V
Status Inc	lication (ST)	,						
V <sub>OL, ST</sub>	Output Low Voltage	IST = 1 mA		-40°C to 125°C			0.1	V
t <sub>ST</sub>	Status Delay Time	VCE transitions from	low to high	-40°C to 125°C		1		μs
I <sub>ST</sub>	ST Pin Leakage Current	VCE < VIN - 250mV		-40°C to 125°C	-20		20	nA

## 6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended operating voltage at an ambient temperature of 25°C and a load of  $C_L = 100$  nF and  $R_L = 1 \text{k}\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		VIN = 1.8 V	90	1	μs
t <sub>ON</sub>	Turn ON Time	VIN = 3.6 V	40		μs
		VIN = 5 V	27	,	μs
t <sub>OFF</sub>		VIN = 1.8 V	2	l i	μs
	Turn OFF Time	VIN = 3.6 V			μs
		VIN = 5 V	2		μs



## **Switching Characteristics (continued)**

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended operating voltage at an ambient temperature of 25°C and a load of  $C_L$  = 100 nF and  $R_L$  = 1k $\Omega$ 

PARAMETER		TEST CONDITIONS	MIN .	TYP MAX	UNIT
		VIN = 1.8 V		20	μs
t <sub>FALL</sub>	Output Fall Time	VIN = 3.6 V		10	μs
		VIN = 5 V		7.5	μs

## 6.7 Typical Characteristics




Figure 1. Shutdown Current vs Input Voltage




Figure 3. Reverse Leakage Current vs Junction Temperature





Figure 5. Turn ON Threshold vs Input Voltage



 $V_{\overline{CE}} < V_{IN}$ 

Figure 2. Quiescent Current vs Input Voltage




Figure 4. On-Resistance vs Junction Temperature





Figure 6. Turn OFF Threshold vs Input Voltage

Submit Documentation Feedback



## **Typical Characteristics (continued)**



## 7 Parameter Measurement Information




Figure 11. Timing Diagram




## 8 Detailed Description

#### 8.1 Overview

The LM66100 is a Single-Input, Single-Output (SISO) integrated ideal diode that is well suited for a variety of applications. The device contains a P-channel MOSFET that can operate over an input voltage range of 1.5 V to 5.5 V and can support a maximum continuous current of 1.5 A.

The chip enable works by comparing the  $\overline{CE}$  pin voltage to the input voltage. When the  $\overline{CE}$  pin voltage is higher than VIN by 80 mV, the device is disabled and the MOSFET is off. When the  $\overline{CE}$  pin voltage is lower than V<sub>IN</sub> by 250 mV, the MOSFET is on. The LM66100 also comes with reverse polarity protection (RPP) that can protect the device from a miswired input, such as a reversed battery.

## 8.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



#### 8.3 Feature Description

## 8.3.1 Reverse Polarity Protection (RPP)

In the event a negative input voltage is applied, the ideal diode will stay off and prevent current flow to protect the system load. For a stand-alone, always on application,  $\overline{CE}$  can be tied to GND so it will not go negative with respect to GND see Figure 12.




Figure 12. RPP Protection Circuit

## 8.3.2 Always-ON Reverse Current Blocking (RCB)

By connecting the  $\overline{\text{CE}}$  pin to VOUT, this allows the comparator to detect reverse current flow through the switch. If the output is forced above the selected input by  $V_{\text{OFF}}$ , the channel will switch off to stop the reverse current  $I_{\text{RCB}}$  within  $t_{\text{OFF}}$ . Once the output falls to below  $V_{\text{IN}}$  by  $V_{\text{ON}}$ , the device will turn back on.




Figure 13. RCB Circuit




Figure 14. RCB Waveforms



#### 8.4 Device Functional Modes

Table 1 summarizes the Device Functional Modes:

**Table 1. Device Functional Modes** 

State	IN-to-OUT	Power Dissipation	ST State
OFF	Diode	I <sub>OUT</sub> x V <sub>FWD</sub>	L
ON	Switch	I <sub>OUT</sub> <sup>2</sup> x R <sub>ON</sub>	Н

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The LM66100 Ideal Diode can be used in a variety of stand-alone and multi-channel applications.

## 9.2 Typical Applications

## 9.2.1 Dual Ideal Diode ORing

Two LM66100 Ideal Diodes can be used together for ORing between two power supplies.




Figure 15. Dual Ideal Diode ORing

#### 9.2.1.1 Design Requirements

Design a circuit that allows the highest input voltage to power a downstream system while providing reverse current protection.

#### 9.2.1.2 Detailed Design Procedure

This circuit ties the  $\overline{\text{CE}}$  of each device to the opposite power source. In this configuration, the highest supply will always be selected using a make-before-break logic. This prevents any reverse current flow between the supplies and avoids the need of a dedicated reverse current blocking comparator. For ORing applications that need RPP, it is recommended to use a series resistor ( $R_{\overline{\text{CE}}}$ ) to limit the current into the  $\overline{\text{CE}}$  pin during a negative voltage event.



## **Typical Applications (continued)**

#### 9.2.1.3 Application Curves

The below scope shot shows the output voltage (VOUT) being initially powered by VIN1. When VIN2 is applied, it powers VOUT because it is a higher voltage. When VIN2 is removed, VOUT is once again powered by VIN1.




Figure 16. Dual Ideal Diode ORing Behavior

#### 9.2.2 Dual Ideal Diode ORing for Continuous Output Power




Figure 17. Dual Ideal Diode ORing for Continuous Output Power

## 9.2.2.1 Design Requirements


The shortcoming of the previous implementation happens when both input voltages are the same for a long period of time, then both devices will completely turn off, powering down the output load. To avoid this case, the status output from the priority supply and a pull up resistor can be used causing both devices to switchover at the same time. For OR applications that need RPP, it is recommended to use a series resistor (RCE) to limit the current into the OR pin during a negative voltage event.



## **Typical Applications (continued)**

#### 9.2.2.2 Application Curves

The figures below show the switchover performance between VIN1 and VIN2.



#### 9.2.3 ORing with Discrete MOSFET




Figure 20. ORing with a Discrete MOSFET

#### 9.2.3.1 Design Requirements

Similar to the Dual Ideal Diode circuit, the Status Output can also be used to control a discrete P-Channel MOSFET. This can be useful in applications that want to minimize the leakage current on the secondary supply, such as battery backup systems. This configuration can also be used on systems that require a lower RON on the secondary rail, useful for higher current applications.

When the Ideal Diode path is enabled, the status will be Hi-Z and pull up the gate of the external PFET to keep it off. When the main supply (VIN1) drops such that backup supply (VIN2) is higher than VIN1, the ideal diode will be disabled and pull the ST pin and the PFET gate low to turn on the discrete MOSFET path.



## **Typical Applications (continued)**

## 9.2.3.2 Application Curves

The figures below show the switchover performance between VIN1 and VIN2.




Figure 21. Switchover from VIN1 5 V to VIN2 3.3 V Figure 22. Switchover from VIN2 3.3 V to VIN1 5 V

## 10 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.5 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (CIN) of 1  $\mu$ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.



## 11 Layout

## 11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT and GND helps minimize the parasitic electrical effects.

## 11.2 Layout Example




Figure 23. LM66100 Layout Example

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

25-Jun-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM66100DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	1CU	Samples
LM66100DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	1CU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





25-Jun-2019

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 13-Jun-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM66100DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LM66100DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 13-Jun-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM66100DCKR	SC70	DCK	6	3000	180.0	180.0	18.0	
LM66100DCKT	SC70	DCK	6	250	180.0	180.0	18.0	

# DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated