

LM9076 150mA Ultra-Low Quiescent Current LDO Regulator with Delayed Reset Output

Check for Samples: LM9076

FEATURES

- Available with 5.0V or 3.3V Output Voltage
- Ultra Low Ground Pin Current, 25 µA Typical for 100 µA Load
- **V_{OUT}** Initial Accuracy of ±1.5%
- V_{OUT} Accurate to ±3% Over Load and **Temperature Conditions**
- Low Dropout Voltage, 200 mV Typical with 150 mA Load
- Low Off State Ground Pin current for LM9076BMA
- Delayed RESET Output Pin for Low Vout Detection
- +70V/-50V Voltage Transients
- Operational V_{IN} up to +40V

DESCRIPTION

The LM9076 is a ±3%, 150 mA logic controlled voltage regulator. The regulator features an active low delayed reset output flag which can be used to reset a microprocessor system at turn-ON and in the event that the regulator output voltage falls below a minimum value. An external capacitor programs a delay time interval before the reset output pin can return high.

Designed for automotive and industrial applications, the LM9076 contains a variety of protection features such as thermal shutdown, input transient protection and a wide operating temperature range. The LM9076 uses an PNP pass transistor which allows low drop-out voltage operation.

Typical Applications




Figure 1. LM9076S-x.x in 5 lead SFM package





Figure 2. LM9076BMA-x.x in 8 lead SOIC package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Connection Diagram






Figure 3. Top View
Part Numbers LM9076S-3.3 and LM9076S-5.0
See SFM Package Number KTT0005B

Figure 4. Top View
Part Numbers LM9076BMA-3.3 and
LM9076BMA-5.0
See SOIC Package Number D



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

-15V to +55V
+70V
-50V
-15V to +52V
-0.3V to 20V
-0.3V to V _{OUT} +0.3V
-65°C to +150°C
+175C
+/-2 kV
+/-250V

⁽¹⁾ Absolute Maximum Ratings indicate the limits beyond which the device may cease to function, and/or damage to the device may occur.

Operating Ratings⁽¹⁾⁽²⁾

- 1		
V _{IN} Pin	5.35V to 40V	
V _{SHUTDOWN} Pin	0V to 40V	
Junction Temperature	-40°C < T _J < +125°C	
Thermal Resistance KTT0005B ⁽³⁾	θ_{JA}	75°C/W
	θ_{JC}	2.9°C/W
Thermal Resistance D ⁽³⁾	θ_{JA}	156°C/W
	θ_{JC}	59°C/W

- (1) Absolute Maximum Ratings indicate the limits beyond which the device may cease to function, and/or damage to the device may occur.
- (2) Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and conditions refer to the Electrical Characteristics
- (3) Worst case (FREE AIR) per EIA/JESD51-3.

Submit Documentation Feedback



Electrical Characteristics for LM9076-3.3

The following specifications apply for V_{IN} = 14V; I_{LOAD} = 10 mA; T_J = +25C; C_{OUT} = 10 μF , 0.5 Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold values indicate** -40°C $\leq T_J \leq$ +125°C. (1)(2)(3)Minimum and Maximum limits are specified through test, design or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
M9076-3.3 REGULATO	R CHARACTERISTICS					
			3.251	3.30	3.349	V
	Outrut Valtage	-20 °C \leq T _J \leq 85°C 1 mA \leq I _{LOAD} \leq 150 mA	3.234	3.30	3.366	V
	Output Voltage	1mA ≤ I _{LOAD} ≤ 150 mA	3.201	3.30	3.399	V
V_{OUT}		$V_{IN} = 60V$, $R_{LOAD} = 1 \text{ k}\Omega$, $t \le 40\text{ms}$	2.970	3.30	3.630	V
	Output Voltage Off LM9076 BMA only	V _{SHUTDOWN} ≥ 2V, R _{LOAD} = 1 kΩ	_	0	250	mV
	Reverse Battery	$V_{IN} = -15V$, $R_{LOAD} = 1 \text{ k}\Omega$	-300	0	-	mV
	Line Regulation	$9.0V \le V_{IN} \le 16V$, $I_{LOAD} = 10 \text{ mA}$	_	4	25	mV
ΔV_{OUT}	Line Regulation	$16V \le V_{IN} \le 40V$, $I_{LOAD} = 10 \text{ mA}$	_	17	35	mV
	Load Regulation	1 mA ≤ I _{LOAD} ≤ 150 mA	_	42	60	mV
		I _{LOAD} = 10 mA	_	30	50	mV
V_{DO}	Dropout Voltage	$I_{LOAD} = 50 \text{ mA}$	_	80	-	mV
		$I_{LOAD} = 150 \text{ mA}$	_	150	250	mV
		$9V \le V_{IN} \le 16V$, $I_{LOAD} = 100 \text{ uA}$	_	25	45	μA
ı	Ground Pin Current	$9V \le V_{IN} \le 40V$, $I_{LOAD} = 10 \text{ mA}$	_	125	160	μA
I_{GND}	Glound Fill Culterit	$9V \le V_{IN} \le 40V$, $I_{LOAD} = 50 \text{ mA}$	_	0.6	-	mA
		9V ≤ V _{IN} ≤ 16V, I _{LOAD} = 150 mA	_	3.6	4.5	mA
I _{SC}	V _{OUT} Short Circuit Current	$V_{IN} = 14V,$ $R_{LOAD} = 1\Omega$	200	400	750	mA
PSRR	Ripple Rejection	$V_{IN} = (14V_{DC}) + (1V_{RMS})$ @ 120Hz) $I_{LOAD} = 50 \text{ mA}$	50	60	_	dB
ESET PIN CHARACTE	RISTICS					
V_{OR}	Minimum V _{IN} for valid RESET Status	(Note 3)	_	1.3	2.0	V
V_{THR}	V _{OUT} Threshold for RESET Low	(Note 3)	0.83	0.89	0.94	X V _{Ol} (Nom
V _{OH}	RESET pin high voltage	External pull-up resistor to $V_{OUT} = 100 \text{ k}\Omega$	V _{OUT} X 0.90	V _{OUT} X 0.99	V _{OUT}	V
V_{OL}	RESET pin low voltage	C _{DELAY} < 4.0V, I _{SINK} = 250 μA	_	0.2	0.3	V

The regulated output voltage specification is not ensured for the entire range of V_{IN} and output loads. Device operational range is limited by the maximum junction temperature (T_J). The junction temperature is influenced by the ambient temperature (T_A), package selection, input voltage (V_{IN}), and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited.
 Pulse testing used maintain constant junction temperature (T_J).

Product Folder Links: LM9076

⁽³⁾ Not Production tested, Specified by Design. Minimum, Typical, and/or Maximum values are provided for informational purposes only.



Electrical Characteristics for LM9076-3.3 (continued)

The following specifications apply for V_{IN} = 14V; I_{LOAD} = 10 mA; T_J = +25C; C_{OUT} = 10 μ F, 0.5Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold values indicate -40°C ≤ T_J ≤ +125°C.** (1)(2)(3) Minimum and Maximum limits are specified through test, design or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{DELAY} PIN CHARACTERIS	STICS					
I _{DELAY}	C _{DELAY} Charging Current	V _{IN} = 14V, V _{DELAY} = 0V	-0.70	-0.42	-0.25	uA
V_{OL}	C _{DELAY} pin low voltage	V _{OUT} < 4.0V, I _{SINK} = I _{DELAY}	_	0.100	_	V
t _{DELAY}	Reset Delay Time	$\begin{aligned} &V_{IN} = 14V, \ C_{DELAY} = \\ &0.001 \ uF \\ &V_{OUT} \ rising \ from \ 0V, \ \Delta t \\ &from \ V_{OUT} > V_{OR} \ to \\ &RESET \ pin \ HIGH \end{aligned}$	4.7	7.8	13.2	ms

Electrical Characteristics for LM9076-5.0

The following specifications apply for V_{IN} = 14V; $V_{SHUTDOWN}$ = Open; I_{LOAD} = 10 mA; T_J = +25°C; C_{OUT} = 10 μ F, 0.5 Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold Values indicate** -40°C $\leq T_J \leq$ 125°C. (1)(2)(3) Minimum and Maximum limits are specified through test, design, or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LM9076-5.0 REGULATOR	R CHARACTERISTICS	•			•	•
			4.925	5.00	5.075	V
	Output Valtage	-20 °C \leq T _J \leq 85°C 1 mA \leq I _{LOAD} \leq 150 mA	4.900	5.00	5.100	V
	Output Voltage	1 mA ≤ I _{LOAD} ≤ 150 mA	4.850	5.00	5.150	V
V_{OUT}		$V_{IN} = 60V$, $R_{LOAD} = 1 \text{ k}\Omega$, $t \le 40\text{ms}$	4.500	5.00	5.500	V
	Output Voltage Off LM9076 BMA only	$V_{SHUTDOWN} \ge 2V$, $R_{LOAD} = 1 \text{ k}\Omega$	_	0	250	mV
	Reverse Battery	$V_{IN} = -15V$, $R_{LOAD} = 1 \text{ k}\Omega$	-300	0	_	mV
	Line Degulation	$9.0V \le V_{IN} \le 16V$, $I_{LOAD} = 10 \text{ mA}$	1	4	25	mV
ΔV_{OUT}	Line Regulation	$16V \le V_{IN} \le 40V$, $I_{LOAD} = 10 \text{ mA}$	1	17	35	mV
	Load Regulation	1 mA ≤ I _{LOAD} ≤ 150 mA	_	42	60	mV
		I _{LOAD} = 10 mA	_	30	50	mV
V_{DO}	Dropout Voltage	I _{LOAD} = 50 mA	_	80	_	mV
		I _{LOAD} = 150 mA	_	150	250	mV
		$9V \le V_{IN} \le 16V$, $I_{LOAD} = 100 \text{ uA}$	1	25	45	μA
	Ground Pin Current	$9V \le V_{IN} \le 40V$, $I_{LOAD} = 10 \text{ mA}$	1	125	160	μA
I _{GND}	Ground Pin Current	$9V \le V_{IN} \le 40V$, $I_{LOAD} = 50 \text{ mA}$	_	0.6	_	mA
		9V ≤ V _{IN} ≤ 16V, I _{LOAD} = 150 mA	_	3.6	4.5	mA
	Ground Pin Current in Shutdown Mode	$9V \le V_{IN} \le 40V$, $V_{SHUTDOWN} = 2V$	_	15	25	μA

⁽¹⁾ Pulse testing used maintain constant junction temperature (T_J).

 ⁽²⁾ The regulated output voltage specification is not ensured for the entire range of V_{IN} and output loads. Device operational range is limited by the maximum junction temperature (T_J). The junction temperature is influenced by the ambient temperature (T_A), package selection, input voltage (V_{IN}), and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited.
 (3) Not Production tested, Specified by Design. Minimum, Typical, and/or Maximum values are provided for informational purposes only.




Electrical Characteristics for LM9076–5.0 (continued)


The following specifications apply for V_{IN} = 14V; $V_{SHUTDOWN}$ = Open; I_{LOAD} = 10 mA; T_J = +25°C; C_{OUT} = 10 μ F, 0.5 Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold Values indicate** -40°C $\leq T_J \leq$ 125°C. (1)(2)(3) Minimum and Maximum limits are specified through test, design, or statistical correlation.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{SC}	V _{OUT} Short Circuit Current	$V_{IN} = 14V,$ $R_{LOAD} = 1\Omega$	200	400	750	mA
PSRR	PSRR Ripple Rejection		50	60	-	dB
RESET PIN CHARACTE	RISTICS	•				Ÿ
V_{OR}	Min <u>imum V_{IN} for valid</u> RESET Status	(Note 3)	_	1.3	2.0	V
V_{THR}	V _{OUT} Threshold for RESET Low	(Note 3)	0.83	0.89	0.94	X V _{OUT} (Nom)
V_{OH}	RESET pin high voltage	External pull-up resistor to $V_{OUT} = 100 \text{ k}\Omega$	V _{OUT} X 0.90	V _{OUT} X 0.99	V_{OUT}	V
V_{OL}	RESET pin low voltage	$C_{DELAY} < 4.0V$, $I_{SINK} = 250 \mu A$	_	0.2	0.3	V
C _{DELAY} PIN CHARACTEI	RISTICS					
I _{DELAY}	C _{DELAY} Charging Current	$V_{IN} = 14V,$ $V_{DELAY} = 0V$	-0.70	-0.42	-0.25	uA
V_{OL}	C _{DELAY} pin low voltage	V _{OUT} < 4.0V, I _{SINK} = I _{DELAY}	_	0.100	-	V
t _{DELAY}	Reset Delay Time	V_{IN} = 14V, C_{DELAY} = 0.001 uF V_{OUT} rising from 0V, Δt from V_{OUT} > V_{OR} to RESET pin HIGH	7.1	11.9	20.0	ms
SHUTDOWN CONTROL	LOGIC — LM9076BMA-5.0 O	nly				
$V_{IL(SD)}$	SHUTDOWN Pin Low Threshold Voltage	V _{SHUTDOWN} pin falling from 5.0V until V _{OUT} >4.5V (V _{OUT} = On)	1	1.5	-	V
$V_{IH(SD)}$	SHUTDOWN Pin High Threshold Voltage	$V_{SHUTDOWN}$ pin rising from 0V until $V_{OUT} < 0.5V$ ($V_{OUT} = Off$)	_	1.5	2	V
		V _{SHUTDOWN} = 40V	_	35	_	μΑ
I _{IH(SD)}	SHUTDOWN Pin High Bias Current	V _{SHUTDOWN} = 5V	_	15	35	μA
	2.55 04110111	V _{SHUTDOWN} = 2V	_	6	10	μA
I _{IL(SD)}	SHUTDOWN Pin Low Bias Current	V _{SHUTDOWN} = 0V	_	0	-	μА


Product Folder Links: LM9076


Typical Performance Characteristics




















Typical Performance Characteristics (continued) Ground Pin Current vs Load Current Ground Pin Current









Output Voltage vs Junction Temperature




Ground Pin Current vs Load Current




Output Voltage vs Input Voltage



Output Voltage vs Junction Temperature



Typical Performance Characteristics (continued) Dropout Voltage vs Load Current Load Trans







Figure 18.








Figure 20.






Figure 21.





Typical Performance Characteristics (continued) Ripple Rejection



Submit Documentation Feedback



APPLICATION INFORMATION

REGULATOR BASICS

The LM9076 regulator is suitable for Automotive and Industrial applications where continuous connection to a battery supply is required (refer to Typical Applications).

The pass element of the regulator is a PNP device which requires an output bypass capacitor for stability. The minimum bypass capacitance for the output is 10 μ F (refer to ESR limitations). A 22 μ F, or larger, output bypass capacitor is recommended for typical applications

INPUT CAPACITOR

The LM9076 requires a low source impedance to maintain regulator stability because critical portions of the internal bias circuitry are connected to directly to V_{IN} . In general, a 10 μF electrolytic capacitor, located within two inches of the LM9076, is adequate for a majority of applications. Additionally, and at a minimum, a 0.1 μF ceramic capacitor should be located between the LM9076 V_{IN} and Ground pin, and as close as is physically possible to the LM9076 itself .

OUTPUT CAPACITOR

An output bypass capacitor is required for stability. This capacitance must be placed between the LM9076 V_{OUT} pin and Ground pin, as close as is physically possible, using traces that are not part of the load current path.

The output capacitor must meet the requirements for minimum capacitance and also maintain the appropriate ESR value across the entire operating ambient temperature range. There is no limit to the maximum output capacitance as long as ESR is maintained.

The minimum bypass capacitance for the output is 10 μ F (refer to ESR limitations). A 22 μ F, or larger, output bypass capacitor is recommended for typical applications.

Solid tantalums capacitors are recommended as they generally maintain capacitance and ESR ratings over a wide temperature range. Ceramic capacitor types XR7 and XR5 may be used if a series resistor is added to simulate the minimum ESR requirement. See Figure 24.

Aluminum electrolytic capacitors are not recommended as they are subject to wide changes in capacitance and ESR across temperature.




Figure 24. Using Low ESR Capacitors

DELAY CAPACITOR

The capacitor on the Delay pin must be a low leakage type since the charge current is minimal (420 nA typical) and the pin must fully charge to V_{OUT} . Ceramic, Mylar, and polystyrene capacitor types are generally recommended, although changes in capacitance values across temperature changes will have some effect on the delay timing.

Any leakage of the I_{DELAY} current, be it through the delay capacitor or any other path, will extend the delay time, possibly to the point that the Reset pin output does not go high.

SHUTDOWN PIN - LM9076BMA ONLY

The basic On/Off control of the regulator is accomplished with the SHUTDOWN pin. By pulling the SHUTDOWN pin high the regulator output is switched Off. When the regulator is switched Off the load on the battery will be primarily due to the SHUTDOWN pin current.

Product Folder Links: *LM9076*



When the SHUTDOWN pin is low, or left open, the regulator is switched On. When an unregulated supply, such as V BATTERY, is used to pull the SHUTDOWN pin high a series resistor in the range of $10K\Omega$ to $50K\Omega$ is recommended to provide reverse voltage transient protection of the SHUTDOWN pin. Adding a small capacitor (0.001uF typical) from the SHUTDOWN pin to Ground will add noise immunity to prevent accidental turn on due to noise on the supply line.

RESET FLAG

The $\overline{\text{RESET}}$ pin is an open collector output which requires an external pull-up resistor to develop the reset signal. The external pull-up resistor should be in the range of 10 k Ω to 200 k Ω .

At V_{IN} values of less than typically 2V the RESET pin voltage will be high. For V_{IN} values between typically 2V and approximately $V_{OUT} + V_{BE}$ the RESET pin voltage will be low. For V_{IN} values greater than approximately $V_{OUT} + V_{BE}$ the RESET pin voltage will be dependent on the status of the V_{OUT} pin voltage and the Delayed Reset circuitry. The value of V_{BE} is typically 600 mV at 25°C and will decrease approximately 2 mV for every 1°C increase in the junction temperature. During normal operation the RESET pin voltage will be high .

Any load condition that causes the V_{OUT} pin voltage to drop below typically 89% of normal will activate the Delayed Reset circuit and the RESET pin will go low for the duration of the delay time.

Any line condition that causes V_{IN} pin voltage to drop below typically $V_{OUT} + V_{BE}$ will cause the \overline{RESET} pin to go low without activating the Delayed Reset circuitry.

Excessive thermal dissipation will raise the junction temperature and could activate the Thermal Shutdown circuitry which, in turn, will cause the RESET pin to go low.

For the LM9076BMA devices, pulling the SHUTDOWN pin high will turn off the output which, in turn, will cause the RESET pin to go low once the V_{OUT} voltage has decayed to a value that is less than typically 89% of normal. See Figure 25.

RESET DELAY TIME

When the regulator output is switched On, or after recovery from brief V_{OUT} fault condition, the \overline{RESET} flag can be can be programmed to remain low for an additional delay time. This will give time for any system reference voltages, clock signals, etc., to stabilize before the micro-controller resumes normal operation.

This delay time is controlled by the capacitor value on the C_{DELAY} pin. During normal operation the C_{DELAY} capacitor is charged to near V_{OUT} . When a V_{OUT} fault causes the RESET pin to go low, the C_{DELAY} capacitor is quickly discharged to ground. When the V_{OUT} fault is removed, and V_{OUT} returns to the normal operating value, the C_{DELAY} capacitor begins charging at a typical constant 0.420 uA rate. When the voltage on the C_{DELAY} capacitor reaches the same potential as the V_{OUT} pin the RESET pin will be allowed to return high.

The typical RESET delay time can be calculated with the following formula:

$$t_{DELAY} = V_{OUT} X (C_{DELAY} / I_{DELAY})$$
(1)

For the LM9076–3.3 with a C_{DELAY} value of 0.001 uF and a I_{DELAY} value of 0.420 uA the typical \overline{RESET} delay time is:

$$t_{DELAY} = 3.3V \times (0.001 \text{ uF} / 0.420 \text{ uA}) = 7.8 \text{ ms}$$
 (2)

For the LM9076–5.0 with a C_{DELAY} value of 0.001 uF and a I_{DELAY} value of 0.420 uA the typical RESET delay time is:

$$t_{DFLAY} = 5.0 \text{V X } (0.001 \text{uF} / 0.420 \text{uA}) = 11.9 \text{ ms}$$
 (3)



THERMAL PROTECTION

Device operational range is limited by the maximum junction temperature (T_J) . The junction temperature is influenced by the ambient temperature (T_A) , package selection, input voltage (V_{IN}) , and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited.

Even though the LM9076 is equipped with circuitry to protect itself from excessive thermal dissipation, it is not recommended that the LM9076 be operated at, or near, the maximum recommended die junction temperature (T₁) as this may impair long term device reliability.

The thermal protection circuity monitors the temperature at the die level. When the die temperature exceeds typically 160°C the voltage regulator output will be switched off.




Figure 25. Typical Reset Pin Operational Waveforms

2 Submit Documentation Feedback



REVISION HISTORY

Cł	nanges from Revision K (March 2013) to Revision L	Pa	ge
•	Changed layout of National Data Sheet to TI format		12

Product Folder Links: LM9076





27-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM9076BMA-3.3/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	9076B MA3.3	Samples
LM9076BMA-5.0	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	9076B MA5.0	
LM9076BMA-5.0/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	9076B MA5.0	Samples
LM9076BMAX-3.3/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	9076B MA3.3	Samples
LM9076BMAX-5.0/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	9076B MA5.0	Samples
LM9076S-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM9076S -3.3	Samples
LM9076S-5.0	NRND	DDPAK/ TO-263	KTT	5	45	TBD	Call TI	Call TI	-40 to 125	LM9076S -5.0	
LM9076S-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM9076S -5.0	Samples
LM9076SX-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM9076S -3.3	Samples
LM9076SX-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM9076S -5.0	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

27-Oct-2016

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM9076BMAX-3.3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM9076BMAX-5.0/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM9076SX-3.3/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM9076SX-5.0/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

www.ti.com 23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM9076BMAX-3.3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM9076BMAX-5.0/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM9076SX-3.3/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LM9076SX-5.0/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated