







LMG2650 SNOSDI8 – MAY 2024

# LMG2650 650V 95mΩ GaN Half Bridge with Integrated Driver and Current Sense Emulation

## 1 Features

Texas

INSTRUMENTS

- 650V GaN power-FET half bridge
- 95mΩ low-side and high-side GaN FETs
- Integrated gate drivers with <100ns low propagation delays
- Programmable turn-on slew rate control
- Current-sense emulation with high-bandwidth and high accuracy
- Low-side referenced (INH) and high-side referenced (GDH) high-side gate drive pins
- Low-side (INL) / high-side (INH) gate-drive interlock
- High-side (INH) gate-drive signal level shifter
- Smart-switched bootstrap diode function
- High-side start up : <8µs
- Low-side / high-side cycle-by-cycle overcurrent protection
- Overtemperature protection
- AUX idle quiescent current: 250µA
- AUX standby quiescent current: 50µA
- BST idle quiescent current: 85µA
- 8x6 mm QFN package with dual thermal pads

## 2 Applications

- <400W LLC converter</li>
- <300W AHB / ACF converter</li>
- <600W 3-Φ motor driver inverter</li>
- <140W CrM totem pole PFC



Simplified Block Diagram

## **3 Description**

The LMG2650 is a 650V  $95m\Omega$  GaN power-FET half bridge. The LMG2650 simplifies design, reduces component count, and reduces board space by integrating half-bridge power FETs, gate drivers, bootstrap diode, and high-side gate-drive level shifter in a 6mm by 8mm QFN package.

Programmable turn-on slew rates provide EMI and ringing control. The low-side current-sense emulation reduces power dissipation compared to the traditional current-sense resistor and allows the low-side thermal pad to be connected to the cooling PCB power ground.

The high-side GaN power FET can be controlled with either the low-side referenced gate-drive pin (INH) or the high-side referenced gate-drive pin (GDH). The high-side gate-drive signal level shifter reliably transmits the INH pin signal to the high-side gate driver in challenging power switching environments. The smart-switched GaN bootstrap FET has no diode forward-voltage drop, avoids overcharging the highside supply, and has zero reverse-recovery charge.

The LMG2650 supports converter light-load efficiency requirements and burst-mode operation with low quiescent currents and fast start-up times. Protection features include FET turn-on interlock, under-voltage lockout (UVLO), cycle-by-cycle current limit, and over-temperature shut down. Ultra low slew rate setting supports motor drive applications.

### Package Information

PART NUMBER	PACKAGE	PACKAGE SIZE <sup>(1)</sup>		
LMG2650	RFB (VQFN, 19)	8.00mm × 6.00mm		

 The package size (length × width) is a nominal value and includes pins, where applicable.



## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	5
5.1 Absolute Maximum Ratings	5
5.2 ESD Ratings	5
5.3 Recommended Operating Conditions	6
5.4 Thermal Information	6
5.5 Electrical Characteristics	7
5.6 Switching Characteristics	10
6 Parameter Measurement Information	13
6.1 GaN Power FET Switching Parameters	13
7 Detailed Description	15

7.1 Overview	15
7.2 Functional Block Diagram	16
7.3 Feature Description.	17
7.4 Device Functional Modes	24
8 Device and Documentation Support	25
8.1 Receiving Notification of Documentation Updates.	25
8.2 Support Resources	25
8.3 Trademarks	25
8.4 Electrostatic Discharge Caution	25
8.5 Glossary	25
9 Revision History	. 26
10 Mechanical, Packaging, and Orderable	
Information	27



## **4** Pin Configuration and Functions





#### Table 4-1. Pin Functions

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
NC	1, 6, 9, 11	NC	Used to anchor QFN package to PCB. Pin must be soldered to a PCB landing pad. The PCB landing pad is non-solder mask defined pad and must not be physically connected to any other metal on the PCB. Pin not connected internally.	
INH	2	I	High-side gate-drive control input. Referenced to AGND. Signal is level shifted internally to the high-side GaN FET driver. There is a forward biased ESD diode from INH to AUX so avoid driving INH higher than AUX. Short this pin to AGND if GDH pin function is used.	
INL	3	I	Low-side gate-drive control input. Referenced to AGND. There is a forward biased ESD diode from INL to AUX so avoid driving INL higher than AUX.	
CS	4	0	Current-sense emulation output. Outputs scaled replica of the GaN FET current. Feed output current into a resistor to create a current sense voltage signal. Reference the resistor to the power supply controller IC local ground. This function replaces the external current sense resistor that is used in series with the low-side FET source.	
SL	5, 7	Р	Low-side GaN FET source. Low-side thermal pad. Internally connected to AGND.	
DH	8	Р	High-side GaN FET drain.	
sw	10, 15	Р	GaN FET half-bridge switch node between the high-side GaN FET source and low-side GaN FET drain. High-side thermal pad.	
GDH	12	I	High-side gate-drive control input. Referenced to SW. Signal is connected directly to the high-side GaN FET driver. There is a forward biased ESD diode from GDH to BST so avoid driving GDH higher than BST. Short this pin to SW if INH pin function is used.	
RDRVH	13	I	High-side drive strength control resistor. Set a resistance between RDRVH and SW to program the high-side GaN FET turn-on slew rate.	



#### Table 4-1. Pin Functions (continued)

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
BST	14	Ρ	Bootstrap voltage rail. High-side supply voltage. The bootstrap diode function between AUX and BST is internally provided. Connect an appropriately sized bootstrap capacitor between BST and SW.	
RDRVL	16	I	Low-side drive strength control resistor. Set a resistance between RDRVL and AGND to program the low-side GaN FET turn-on slew rate.	
AGND	17	G	Low-side analog ground. Internally connected to SL.	
AUX	18	Р	Auxiliary voltage rail. Low-side supply voltage. Connect a local bypass capacitor between AUX and AGND.	
EN	19	I	Enable. Used to toggle between active and standby modes. The standby mode has reduced quiescent current to support converter light load efficiency targets. There is a forward biased ESD diode from EN to AUX so avoid driving EN higher than AUX.	

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power, NC = No Connect.



#### LMG2650 SNOSDI8 – MAY 2024

## **5** Specifications

### 5.1 Absolute Maximum Ratings

Unless otherwise noted: voltages are respect to AGND<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>DS(Is)</sub>	Low-side drain-source (SW to SL) voltage, FET off			650	V
V <sub>DS(surge)(ls)</sub>	Low-side drain-source (SW to SL) voltage, surge condit	ion, FET off <sup>(2)</sup>		720	V
V <sub>DS(tr)(surge)</sub> (ls)	Low-side drain-source (SW to SL) transient ringing peak FET off $^{\rm (2)}$	k voltage, surge condition,		800	V
V <sub>DS(hs)</sub>	High-side drain source (DH to SW) voltage, FET off			650	V
V <sub>DS(surge)(hs)</sub>	High-side drain-source (DH to SW) voltage, surge cond	ition, FET off <sup>(2)</sup>		720	V
V <sub>DS(tr)(surge)</sub> (hs)	High-side drain-source (DH to SW) transient ringing pear FET off $^{\rm (2)}$	ak voltage, surge condition,		800	V
		AUX	-0.3	30	V
		EN, INL, INH	-0.3	V <sub>AUX</sub> + 0.3	V
		CS	-0.3	5.5	V
		RDRVL	-0.3	4	V
		BST	-0.3	30	V
	Pin voltage to SW	RDRVH	-0.3	4	V
		GDH	-0.3	V <sub>BST_SW</sub> + 0.3	V
I <sub>D(cnts)(ls)</sub>	Low-side drain (SW to SL) continuous current, FET on		-11.5	Internally limited	А
I <sub>D(pulse)(oc)(ls)</sub>	Low-side drain (SW to SL) pulsed current during overcu	rrent response time <sup>(3)</sup>		28	А
I <sub>S(cnts)(ls)</sub>	Low-side source (SL to SW) continuous current, FET of	f		11.5	А
I <sub>D(cnts)(hs)</sub>	High-side drain (DH to SW) continuous current, FET on	-11.5	Internally limited	А	
I <sub>D(pulse)(oc)</sub> (hs)	High-side drain (DH to SW) pulsed current during overcurrent response time <sup>(3)</sup>			28	А
I <sub>S(cnts)(hs)</sub>	High-side source (SW to DH) continuous current, FET off			11.5	А
	Positive sink current	CS		10	mA
TJ	Operating junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-40	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) See GaN Power FET Switching Capability for more information on the GaN power FET switching capability.

(3) GaN power FET may self-limit below this value if it enters saturation.

## 5.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM) por	Pins 8 through 15	±1000	V
Electrostatic	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 1 through 7, Pins 16 through 19	±2000	V
discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>		±500	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



## **5.3 Recommended Operating Conditions**

Unless otherwise noted: voltages are respect to AGND

			MIN	NOM	MAX	UNIT
	Supply voltage	AUX	10		26	V
	Supply voltage to SW	BST	7.5		26	V
	Input voltage	EN, INL, INH	0		V <sub>AUX</sub>	V
	Input voltage to SW	GDH	0		$V_{BST\_SW}$	V
V <sub>IH</sub>	High-level input voltage	EN INI INH ODH to SW	2.5			V
V <sub>IL</sub>	Low-level input voltage				0.6	V
I <sub>D(cnts)(ls)</sub>	Low-side drain (SW to SL) continuous curr	ent, FET on	-9.5		9.5	А
I <sub>D(cnts)(hs)</sub>	igh-side drain (DH to SW) continuous current, FET on		-9.5		9.5	А
C <sub>AUX</sub>	AUX to AGND capacitance from external bypass capacitor		3 x C <sub>BST</sub>			μF
C <sub>BST_SW</sub>	3ST to SW capacitance from external bypass capacitor		0.010			μF
V <sub>IH</sub> V <sub>IL</sub> I <sub>D(cnts)(Is)</sub> I <sub>D(cnts)(hs)</sub> C <sub>AUX</sub> C <sub>BST_SW</sub> R <sub>RDRVL</sub>	RDRVL to AGND resistance from external slew-rate control resistor to configure below low-side slew rate settings					
	slew rate setting 0 (slowest)			120	open	kΩ
R <sub>RDRVL</sub>	slew rate setting 1	Image voltageAUX1010 voltageV $v$ voltage to SWBST7.526Vroltage to SWEN, INL, INH0VVvoltage to SWGDH0VVvoltage to SWGDH0VVsvel input voltageEN, INL, INH, GDH to SW2.5Vvoltage to SW continuous current, FET on-9.59.5Ao AGND capacitance from external bypass capacitor3 x C9.5Ao AGND capacitance from external bypass capacitor0.010 $\mu$ FL to AGND resistance from external slew-rate control resistor to configure low-side slew rate settings90120openate setting 142.54751.5KCate setting 3 (fastest)05.611KCH to SW resistance from external slew-rate control resistor to configure below ide slew rate settings90120openate setting 142.54751.5KCate setting 142.54751.5KCate setting 142.54751.5KCate setting 142.54751.5KCate setting 142.54751.5KCate setting 2202224KCate setting 142.54751.5KCate setting 2202224KCate setting 2202224KCate setting 3 (fastest)05.611KC	kΩ			
Supply voltageAUXSupply voltage to SWBSTInput voltageEN, INL,Input voltage to SWGDHVIHHigh-level input voltageEN, INL,VILLow-level input voltageEN, INL,Incents)(Is)Low-side drain (SW to SL) continuous current, FET ofIncents)(Is)High-side drain (DH to SW) continuous current, FETCAUXAUX to AGND capacitance from external bypass capacCBST_SWBST to SW capacitance from external bypass capacRRRVLRDRVL to AGND resistance from external slew-rate below low-side slew rate settingsslew rate setting 1slew rate setting 2slew rate setting 3 (fastest)slew rate setting 1SWslew rate setting 0 (slowest)slew rate setting 1slew-rate setting 2slew rate setting 2slew-rate setting 3slew rate setting 1slew-rate setting 1slew rate setting 2slew-rate setting 1slew rate setting 3 (fastest)SWslew rate setting 3 (fastest)		20	22	24	kΩ	
	slew rate setting 3 (fastest)		0	5.6	11	kΩ
	RDRVH to SW resistance from external sle high-side slew rate settings	ew-rate control resistor to configure below				
Repevu	slew rate setting 0 (slowest)		90	120	open	kΩ
VIH VIL ID(cnts)(Is) ID(cnts)(hs) CAUX CBST_SW RRDRVL RRDRVL	slew rate setting 1		42.5	47	51.5	kΩ
	slew rate setting 2		20	22	24	kΩ
	slew rate setting 3 (fastest)		0	5.6	11	kΩ

## 5.4 Thermal Information

		LMG2650	
	THERMAL METRIC <sup>(1)</sup>	RFB (VQFN)	UNIT
		19 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	TBD	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **5.5 Electrical Characteristics**

1) Symbol definitions:  $V_{DS(Is)} = SW$  to SL voltage;  $I_{DS(Is)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{DS(Is)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $V_{GDH SW} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH_SW} = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT		
LOW-SID	E GAN POWER FET						
<b>D</b>		V <sub>INL</sub> = 5V, I <sub>D(Is)</sub> = 5.25A, T <sub>J</sub> = 25°C	95		0		
RDS(on)(ls)	Drain-source (SW to SL) on resistance	V <sub>INL</sub> = 5V, I <sub>D(Is)</sub> = 5.25A, T <sub>J</sub> = 125°C	178		mΩ		
V	Source-drain (SL to SW) third-quadrant	SL to SW current = 0.525A	1.9		V		
V <sub>SD(ls)</sub>	voltage	SL to SW current = 5.25A	2.6		v		
	Drain (SW( to SL) lookage ourrent	$V_{DS(hs)} = 0V, V_{DS(ls)} = 650V, T_J = 25^{\circ}C$	3.6				
DSS(ls)	Drain (SW to SL) leakage current	$V_{DS(hs)} = 0V, V_{DS(ls)} = 650V, T_J = 125^{\circ}C$	18.2		μΑ		
Q <sub>OSS(ls)</sub>	Output (SW to SL) charge		34.7		nC		
C <sub>OSS(Is)</sub>	Output (SW to SL) capacitance		54.2		pF		
E <sub>OSS(ls)</sub>	Output (SW to SL) capacitance stored energy	$V_{DS(hs)} = 0V, V_{DS(ls)} = 400V$	4.69		μJ		
C <sub>OSS,er(ls)</sub>	Energy related effective output (SW to SL) capacitance		58.1		pF		
C <sub>OSS,tr(ls)</sub>	Time related effective output (SW to SL) capacitance	$V_{DS(hs)} = 0V, V_{DS(ls)} = 0V \text{ to } 400V$	86.3		pF		
		$V_{INL}$ = 0V to 5V, $V_{DS(Is)}$ = 400V to 0V, $I_{SW}$ = 5.25A, slew rate setting 0 (slowest)	130				
E	Hard-switching turn-on energy	$V_{INL}$ = 0V to 5V, $V_{DS(Is)}$ = 400V to 0V, $I_{SW}$ = 5.25A, slew rate setting 3 (fastest)	20				
⊏on(Is)		$V_{INL}$ = 0V to 5V, $V_{DS(Is)}$ = 400V to 0V, $I_{SW}$ = 0.525A, slew rate setting 0 (slowest)	TBD		μυ		
		$V_{INL}$ = 0V to 5V, $V_{DS(Is)}$ = 400V to 0V, $I_{SW}$ = 0.525A, slew rate setting 3 (fastest)	TBD				
<b>F</b>	Hard switching turn off operaty	$V_{INL}$ = 5V to 0V, $V_{DS(Is)}$ = 0V to 400V, $I_{SW}$ = 5.25A	TBD		μJ		
⊏off(ls)		$V_{INL}$ = 5V to 0V, $V_{DS(Is)}$ = 0V to 400V, $I_{SW}$ = 0.525A	TBD				
Q <sub>RR(ls)</sub>	Reverse recovery charge		0		nC		
HIGH-SID	E GAN POWER FET		<u> </u>				
R <sub>DS(on)</sub>	Drain source (DH to SWI) on registance	V <sub>INH</sub> = 5V, I <sub>D(hs)</sub> = 5.25A, T <sub>J</sub> = 25°C	95		m0		
(hs)		$V_{INH}$ = 5V, $I_{D(hs)}$ = 5.25A, $T_{J}$ = 125°C	170		11152		
Varu	Source-drain (SW to DH) third-quadrant	SW to DH current = 0.525A	1.9		V		
VSD(hs)	voltage	SW to DH current = 5.25A	2.6		v		
	Drain (DH to SW) leakage current	$V_{DS(ls)} = 0V, V_{DS(hs)} = 650V, T_J = 25^{\circ}C$	3.6		uА		
DSS(hs)	Drain (Drite Sw) leakage current	$V_{DS(Is)}$ = 0V, $V_{DS(hs)}$ = 650V, $T_{J}$ = 125°C	18.2		μΛ		
Q <sub>OSS(hs)</sub>	Output (DH to SW) charge		34.7		nC		
C <sub>OSS(hs)</sub>	Output (DH to SW) capacitance		54.2		pF		
E <sub>OSS(hs)</sub>	Output (DH to SW) capacitance stored energy	$V_{DS(ls)} = 0V, V_{DS(hs)} = 400V$	4.69		μJ		
C <sub>OSS,er(hs</sub>	Energy related effective output (DH to SW) capacitance		58.1		pF		
C <sub>OSS,tr(hs</sub>	Time related effective output (DH to SW) capacitance	$V_{\text{DS(Is)}} = 0V, V_{\text{DS(hs)}} = 0V \text{ to } 400V$	86.3		pF		

## 5.5 Electrical Characteristics (continued)

1) Symbol definitions:  $V_{DS(ls)} = SW$  to SL voltage;  $I_{DS(ls)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{DS(ls)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $V_{GDH SW} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH_SW} = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{INH}$ = 0V to 5V, $V_{DS(hs)}$ = 400V to 0V, $I_{SW}$ = -5.25A, slew rate setting 0 (slowest)		130		
E a v	Hard-switching turn-on energy	$V_{INH}$ = 0V to 5V, $V_{DS(hs)}$ = 400V to 0V, $I_{SW}$ = -5.25A, slew rate setting 3 (fastest)		20		1
⊢on(hs)		$V_{INH}$ = 0V to 5V, $V_{DS(hs)}$ = 400V to 0V, $I_{SW}$ = -0.5.25A, slew rate setting 0 (slowest)		TBD		μυ
Eon(hs) Hard-switchin   Eon(hs) Hard-switchin   QRR(hs) Reverse record   LOW-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGH-SIDE OVERCURR   HIGOOTSTRAP RECTIFIE   RDS(on) AUX to BST of   AUX to BST of BST to AUX r   threshold Current sense   Current sense Current sense   Initial held out occurs while I Output clamp   ICS(src) Final held out occurs while I   OUtput clamp Output clamp   EN, INL, INH to AGND; VIT+   Negative-going VIT-   Input threshol Pull-down inp   Pull-down inp Pull-down inp		$V_{INH}$ = 0V to 5V, $V_{DS(hs)}$ = 400V to 0V, $I_{SW}$ = -0.5.25A, slew rate setting 3 (fastest)		TBD		
Fag(ba)	Hard-switching turn-off energy	$V_{\rm INH}$ = 5V to 0V, $V_{\rm DS(hs)}$ = 0V to 400V, $I_{\rm SW}$ = –5.25A		TBD		u.I
Loff(hs)		$V_{\rm INH}$ = 5V to 0V, $V_{\rm DS(hs)}$ = 0V to 400V, $I_{\rm SW}$ = -0.525A		TBD		μυ
Q <sub>RR(hs)</sub>	Reverse recovery charge			0		nC
LOW-SID	E OVERCURRENT PROTECTION					
I <sub>T(OC)(Is)</sub>	Overcurrent fault – threshold current		9.5	10.5	11.5	Α
HIGH-SID	E OVERCURRENT PROTECTION					
I <sub>T(OC)(hs)</sub>	Overcurrent fault – threshold current		9.5	10.5	11.5	Α
BOOTST	RAP RECTIFIER					
R <sub>DS(on)</sub>	ALLY to DCT on registerios	$V_{INL}$ = 5V, $V_{AUX}_{BST}$ = 1V, $T_{J}$ = 25°C		8		0
DS(on)	AGA to bot offresistance	$V_{INL}$ = 5V, $V_{AUX\_BST}$ = 1V, $T_J$ = 125°C		14		12
	AUX to BST current limit	V <sub>INL</sub> = 5V, V <sub>AUX_BST</sub> = 7V	210	240	270	mA
	BST to AUX reverse current blocking threshold	V <sub>INL</sub> = 5V		15		mA
CS						
	Current sense gain $(I_{CS(src)}/I_{D(LS)})$			0.554		mA/A
	Current sense input offset current	$\label{eq:VINL} \begin{split} V_{\text{INL}} &= 5\text{V}, \ 0\text{V} \leq \text{V}_{\text{CS}} \leq 2\text{V}, \ 0\text{A} \leq \text{I}_{\text{D}(\text{Is})} < \\ \text{I}_{\text{T}(\text{OC})(\text{Is})} \end{split}$	-91		91	mA
	Initial held output after overcurrent fault occurs while INL remains high	$V_{INL} = 5V, 0V \le V_{CS} \le 2V$			7	mA
I <sub>CS(src)</sub> (OC)(final)	Final held output after overcurrent fault occurs while INL remains high	$V_{INL} = 5V, 0V \le V_{CS} \le 2V$	10	12	15.5	mA
	Output clamp voltage	$V_{\text{INL}}$ = 5V, $I_{\text{D(Is)}}$ = 9.0A, CS sinking 5mA from external source		2.55		V
EN, INL, I	NH to AGND; GDH to SW					
V <sub>IT+</sub>	Positive-going input threshold voltage		1.7		2.45	V
V <sub>IT-</sub>	Negative-going input threshold voltage		0.7		1.3	V
	Input threshold voltage hysteresis			1		V
	Pull-down input resistance	$0V \le V_{PIN} \le 3V$	200	400	600	kΩ
	Pull-down input current	$10V \le V_{PIN} \le 26V; V_{AUX} = 26V$		10		μΑ
OVERTE	MPERATURE PROTECTION					
	Temperature fault – postive-going threshold temperature			165		°C
	Temperature fault – negative-going threshold temperature			145		°C
						-



## 5.5 Electrical Characteristics (continued)

1) Symbol definitions:  $V_{DS(Is)} = SW$  to SL voltage;  $I_{DS(Is)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{DS(Is)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $V_{GDH_SW} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH_SW} = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Temperature fault – threshold temperature hysteresis			20		°C
AUX						
V <sub>AUX,T+</sub> (UVLO)	UVLO – positive-going threshold voltage		8.9	9.3	9.7	V
	UVLO – negative-going threshold voltage		8.6	9.0	9.4	V
	UVLO – threshold voltage hysteresis			250		mV
	Standby quiescent current	V <sub>EN</sub> = 0V		50	110	μA
	Quiescent current			250	400	
		$V_{INL} = 5V, I_{D(Is)} = 0A$		TBD		μΑ
	Operating surrent	$\label{eq:VINL} \begin{array}{l} V_{\text{INL}} = 0 \text{V or 5V}, \ V_{\text{DS(Is)}} = 0 \text{V}, \ \text{I}_{\text{D(Is)}} = 0 \text{A}, \\ \text{f}_{\text{INL}} = 500 \text{kHz} \end{array}$		TBD		~ ^
	Operating current	$V_{\text{INL}}$ = 0V or 5V, $V_{\text{DS(Is)}}$ = 400V or 0V, $I_{\text{SW}}$ = 1A, $f_{\text{INL}}$ = 500kHz		TBD		ШA
BST	-1				I	
V <sub>BST_SW,</sub> T+(UVLO)	V <sub>BST_SW</sub> UVLO for FET to turn on – positive-going threshold voltage		6.7	7	7.3	V
	V <sub>BST_SW</sub> UVLO for FET to stay on– negative-going threshold voltage		4.8	5.1	5.4	V
				85	120	
	Quiescent current	V <sub>INH</sub> = 5V, I <sub>D(hs)</sub> = 0A		TBD		μA
		$V_{GDH_SW} = 5V, I_{D(hs)} = 0A$		TBD		
		$V_{INH}$ = 0V or 5V, $V_{DS(hs)}$ = 0V, $I_{DS(hs)}$ = 0A; $f_{INH}$ = 500kHz		TBD		
	Operating current	$V_{INH}$ = 0V or 5V, $V_{DS(hs)}$ = 400V or 0V, $I_{SW}$ = 1A; $f_{INH}$ = 500kHz		TBD		~ ^
		$V_{\text{GDH}_SW}$ = 0V or 5V, $V_{\text{DS(hs)}}$ = 0V, $I_{\text{DS(hs)}}$ = 0A; $f_{\text{INH}}$ = 500kHz		TBD		ША
		$V_{GDH_SW}$ = 0V or 5V, $V_{DS(hs)}$ = 400V or 0V, $I_{SW}$ = 1A; $f_{GDH_SW}$ = 500kHz		TBD		

## **5.6 Switching Characteristics**

1) Symbol definitions:  $V_{DS(Is)} = SW$  to SL voltage;  $I_{DS(Is)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{DS(Is)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH_SW} = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
LOW-SID	E GAN POWER FET								
		$\begin{array}{l} \mbox{From V}_{\rm INL} > V_{\rm INL, IT+} \mbox{ to } I_{\rm D(Is)} > 50 \mbox{mA}, \mbox{ V}_{\rm BUS} \\ \mbox{= 400V, } I_{\rm SW} \mbox{= } 2.65 \mbox{A}, \mbox{at following low-side} \\ \mbox{slew rate settings, see GaN Power FET} \\ \mbox{Switching Parameters} \end{array}$							
t <sub>d(on)</sub>	Drain current turn-on delay time	slew rate setting 0 (slowest)		TBD					
(idrain)(is)		slew rate setting 1		TBD					
		slew rate setting 2		TBD		ns			
		slew rate setting 3 (fastest)		TBD					
		$\begin{array}{l} \mbox{From $V_{INL}$ > $V_{INL,IT+}$ to $V_{DS(Is)}$ < 390V,} \\ \mbox{$V_{BUS}$ = 400V, $I_{SW}$ = 2.65A, at following} \\ \mbox{low-side slew rate settings, see GaN} \\ \mbox{Power FET Switching Parameters} \end{array}$							
t <sub>d(on)(ls)</sub>	Turn-on delay time	slew rate setting 0 (slowest)		TBD					
		slew rate setting 1		TBD		20			
		slew rate setting 2		TBD		ns			
		slew rate setting 3 (fastest)		TBD					
t <sub>d(on)(ls)</sub> -     t <sub>r(on)(ls)</sub> -     t <sub>d(off)(ls)</sub> -     t <sub>f(off)(ls)</sub> -		$\begin{array}{l} \mbox{From $V_{DS(Is)}$ < 320V$ to $V_{DS(Is)}$ < 80V$, $V_{BUS}$ = 400V$, $I_{SW}$ = 2.65A$, at following low-side slew rate settings, see GaN Power FET Switching Parameters \end{tabular}$							
	Turn-on rise time	slew rate setting 0 (slowest)		96					
		slew rate setting 1		26.7		ne			
		slew rate setting 2		4.8					
		slew rate setting 3 (fastest)		3					
t <sub>d(off)(ls)</sub>	Turn-off delay time	$\begin{array}{l} \mbox{From $V_{INL} < V_{INL,IT-}$ to $V_{DS(Is)} > 80V$, $V_{BUS}$ = 400V$, $I_{SW} = 2.65A$, (independent of slew rate setting), see GaN Power FET $Switching Parameters$ \end{array}$		40		ns			
t <sub>f(off)(Is)</sub>	Turn-off fall time	From $V_{DS(ls)} > 80V$ to $V_{DS(ls)} > 320V$ , $V_{BUS} = 400V$ , $I_{SW} = 2.65A$ , (independent of slew rate setting), see GaN Power FET Switching Parameters		10		ns			
		From $V_{DS(Is)} < 320V$ to $V_{DS(Is)} < 80V$ , $T_J = 25^{\circ}C$ , $V_{BUS} = 400V$ , $I_{SW} = 2.65A$ , at following low-side slew rate settings, see GaN Power FET Switching Parameters				V/ns			
	Turn-on slew rate	slew rate setting 0 (slowest) 2.5							
		slew rate setting 1	9						
		slew rate setting 2		50		- v/ns			
		slew rate setting 3 (fastest)		80					



## 5.6 Switching Characteristics (continued)

1) Symbol definitions:  $V_{DS(Is)} = SW$  to SL voltage;  $I_{DS(Is)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ;  $V_{DS(Is)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH} = SW = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
HIGH-SIC	DE GAN POWER FET								
td(on)		$\begin{array}{l} \mbox{From $V_{\rm INH}$} > V_{\rm INH,IT$+} \mbox{ to $I_{\rm D(hs)}$} > 50mA, \\ \mbox{$V_{\rm BUS}$} = 400V, \mbox{$I_{\rm SW}$} = -2.65A, \mbox{ at following} \\ \mbox{high-side slew rate settings, see $GaN$} \\ \mbox{Power FET Switching Parameters} \end{array}$							
(Idrain)	Drain current turn-on delay time	slew rate setting 0 (slowest)		TBD					
(hs,INH)		slew rate setting 1		TBD		20			
		slew rate setting 2		TBD		ns			
		slew rate setting 3 (fastest)		TBD					
td(on)		From $V_{GDH} > V_{GDH,IT+}$ to $I_{D(hs)} > 50mA$ , $V_{BUS} = 400V$ , $I_{SW} = -2.65A$ , at following high-side slew rate settings, see GaN Power FET Switching Parameters							
(Idrain)	Drain current turn-on delay time	slew rate setting 0 (slowest)		TBD					
HIGH-SIDE GAN POWER FET From V <sub>RH</sub> > V <sub>RHT</sub> to I <sub>QD(th)</sub> > 50mA, V <sub>RHT</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting 3 see GaN Power FET Switching Parameters   t <sub>(cn)</sub> (train) (train) Drain current turn-on delay time See rate setting 0 (slowest) TBI slew rate setting 1   t <sub>(cn)</sub> (train) (train) Drain current turn-on delay time From V <sub>QDH</sub> > V <sub>QDHT</sub> to I <sub>D(th)</sub> > 50mA, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting, see GaN Power FET Switching Parameters   t <sub>(cn)</sub> (train) (train) Drain current turn-on delay time From V <sub>QDH</sub> > V <sub>QDHT</sub> to I <sub>D(th)</sub> > 50mA, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting 1 TBI slew rate setting 2   t <sub>(cn)</sub> (train) Turn-on delay time From V <sub>QDH</sub> > V <sub>QDHT</sub> to V <sub>DSRM</sub> > 300V, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting 3 (fastest) TBI slew rate setting 2   t <sub>(cn)</sub> (train) Turn-on delay time From V <sub>QDH</sub> > V <sub>QDUT</sub> . To V <sub>DSRM</sub> > 300V, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting 3 (fastest) TBI slew rate setting 3 (fastest)   t <sub>4(cn)</sub> (train) Turn-on delay time From V <sub>QDH</sub> > V <sub>QDUT</sub> . To V <sub>DSRM</sub> > 300V, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = -2.65A, at following high-side slew rate setting 3 (fastest) TBI slew rate setting 3 (fastest)   t <sub>4(cn)</sub> (train) Turn-on rise time Slew rate setting 1 TBI slew rate setting 1 TBI slew rate setting 3 (fastest)   t <sub>4(cn)</sub> (t <sub>R,RDH</sub> )	slew rate setting 1 TBD								
		TBD		115					
		slew rate setting 3 (fastest)		TBD					
tu s		From V <sub>INH</sub> > V <sub>INH,IT+</sub> to V <sub>DS(hs)</sub> < 390V, V <sub>BUS</sub> = 400V, I <sub>SW</sub> = –2.65A, at following high-side slew rate settings, see GaN Power FET Switching Parameters							
t <sub>d(on)</sub>	Turn-on delay time	slew rate setting 0 (slowest)							
(115,11411)		slew rate setting 1	TBD TBD						
$t_{d(on)} \\ (train) \\ (t$		slew rate setting 2							
		TBD							
		$\begin{array}{l} \mbox{From $V_{GDH}$ > $V_{GDH,IT$+}$ to $V_{DS(hs)}$ < 390V,} \\ \mbox{$V_{BUS}$ = 400V, $I_{SW}$ = -2.65A, at following} \\ \mbox{high-side slew rate settings, see $GaN$} \\ \mbox{Power FET Switching Parameters} \end{array}$							
t <sub>d(on)</sub>	Turn-on delay time	slew rate setting 0 (slowest)		TBD					
(ns,GDH)		slew rate setting 1		TBD		20			
		slew rate setting 2		TBD		ns			
		slew rate setting 3 (fastest)		TBD					
		From $V_{DS(hs)}$ < 320V to $V_{DS(hs)}$ < 80V, $V_{BUS}$ = 400V, $I_{SW}$ = -2.65A, at following high-side slew rate settings, see GaN Power FET Switching Parameters							
t <sub>r(on)(hs)</sub>	Turn-on rise time	slew rate setting 0 (slowest)		96					
		slew rate setting 1 26.7							
		slew rate setting 2		4.8		ns			
		slew rate setting 3 (fastest)		3					
t <sub>d(off)</sub> (hs,INH)	Turn-off delay time	From $V_{INH} < V_{INH,IT-}$ to $V_{DS(hs)} > 80V$ , $V_{BUS} = 400V$ , $I_{SW} = -2.65A$ , (independent of slew rate setting), see GaN Power FET Switching Parameters		60		ns			

## 5.6 Switching Characteristics (continued)

1) Symbol definitions:  $V_{DS(Is)} = SW$  to SL voltage;  $I_{DS(Is)} = SW$  to SL current;  $V_{DS(hs)} = DH$  to SW voltage;  $I_{D(hs)} = DH$  to SW current;  $I_{SW} = SW$  point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{DS(Is)} = 520V$ ;  $V_{DS(hs)} = 520V$ ;  $10V \le V_{AUX} \le 26V$ ;  $7.5V \le V_{BST_SW} \le 26V$ ;  $V_{EN} = 5V$ ;  $V_{INL} = 0V$ ;  $V_{INH} = 0V$ ;  $R_{RDRVL} = 0\Omega$ ;  $R_{RDRVH_SW} = 0\Omega$ ;  $R_{CS} = 100\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>d(off)</sub> (hs,GDH)	Turn-off delay time	$eq:started_st$		50		ns
t <sub>f(off)(hs)</sub>	Turn-off fall time	$\label{eq:stars} \begin{array}{l} \mbox{From $V_{DS(hs)}$} > 80V$ to $V_{DS(hs)}$ > 320V$, $V_{BUS}$ = 400V$, $I_{SW}$ = -2.65A$, (independent of slew rate setting), see GaN Power FET Switching Parameters \\ \end{array}$		10		ns
		$\begin{array}{l} \mbox{From } V_{DS(hs)} < 320V \mbox{ to } V_{DS(hs)} < 80V, \mbox{ T}_J \\ = 25^{\circ}C, \mbox{ V}_{BUS} = 400V, \mbox{ I}_{SW} = -2.65A, \mbox{ at following high-side slew rate settings, see} \\ \mbox{ GaN Power FET Switching Parameters} \end{array}$				
	Turn-on slew rate	slew rate setting 0 (slowest)		2.5		
		slew rate setting 1		9		V/nc
		slew rate setting 2	50		V/115	
		slew rate setting 3 (fastest)		80		
CS						
t <sub>r</sub>	Rise time	$ \begin{array}{l} \mbox{From } I_{CS(src)} > 0.2 \times I_{CS(src)(final)} \mbox{ to } I_{CS(src)} \\ > 0.9 \times I_{CS(src)(final)}, \mbox{ 0V} \leq V_{CS} \leq 2V, \mbox{ Low-side enabled into a } 2.65A \mbox{ load} \end{array} $			30	ns
EN		-				
	EN wake-up time	From $V_{EN} > V_{IT+}$ to $I_{D(Is)} > 10mA$ , $V_{INL} = 5V$		1.5		μs
BST						
	Start-up time from deep BST to SW discharge	$\label{eq:starses} \begin{array}{l} \mbox{From $V_{BST_SW} > V_{BST_SW,T+(UVLO)$ to high-side reacts to INH or GDH high level with $V_{BST_SW}$ rising from 0V to 10V in $1 $\mu$s} \end{array}$		5		μs
	Start-up time from shallow BST to SW discharge	From $V_{BST_SW} > V_{BST_SW,T+(UVLO)}$ to high- side reacts to INH or GDH high level with $V_{BST_SW}$ rising from 5V to 10V in 0.5µs		2.6		μs



## **6** Parameter Measurement Information

## 6.1 GaN Power FET Switching Parameters

Figure 6-1 shows the circuit used to measure the GaN power FET switching parameters. The circuit is operated as a double-pulse tester. Consult external references for double-pulse tester details. The circuit is placed in the boost configuration to measure the low-side GaN switching parameters. The circuit is placed in the buck configuration to measure the high-side GaN switching parameters. The GaN FET not being measured in each configuration (high-side in the boost and low-side in the buck) acts as the double-pulse tester diode and circulates the inductor current in the off-state, third-quadrant conduction mode. Table 6-1 shows the details for each configuration.



Figure 6-1. GaN Power FET Switching Parameters Test Circuit

CONFIGURATI ON	GaN FET UNDER TEST	GaN FET ACTING AS DIODE	S <sub>BOOST</sub>	S <sub>BUCK</sub>	V <sub>INL</sub>	V <sub>INH</sub>	V <sub>GDH</sub>
Boost	Low-side	High-side	Closed	Open	Double-pulse waveform	0V	0V
Buck	High-side	Low-side	Open	Closed	0V	Double-pulse waveform	0V
Buck	High-side	Low-side	Open	Closed	0V	0V	Double-pulse waveform

Table 6-1. GaN Power FE	<b>F</b> Switching Parameters	<b>Test Circuit Configuration Details</b>
-------------------------	-------------------------------	---

Figure 6-2 shows the GaN power FET switching parameters.

The GaN power FET turn-on transition has three timing components: drain-current turn-on delay time  $t_{d(on)(Idrain)}$ , turn-on delay time  $t_{d(on)}$ , and turn-on rise time  $t_{r(on)}$ . Note that the turn-on rise time is the same as the V<sub>DS</sub> 80% to 20% fall time. All three turn-on timing components are a function of the RDRVx pin setting.

The GaN power FET turn-off transition has two timing components: turn-off delay time  $t_{d(off)}$ , and turn-off fall time  $t_{f(off)}$ . Note that the turn-off fall time is the same as the V<sub>DS</sub> 20% to 80% rise time. The turn-off timing components are independent of the RDRVx pin setting, but heavily dependent on the L<sub>HB</sub> current.

The turn-on slew rate is measured over a turn-on rise time voltage delta (240V) to obtain a slew rate which is useful for EMI design. The RDRVx pin is used to program the slew rate.





Figure 6-2. GaN Power FET Switching Parameters



## 7 Detailed Description

## 7.1 Overview

The LMG2650 is a highly-integrated 650V 95m $\Omega$  GaN power-FET half bridge intended for use in switch-mode power-supply applications. The LMG2650 combines the half-bridge power FETs, gate drivers, low-side current-sense emulation function, high-side gate-drive level shifter, and bootstrap diode function in a 6mm by 8mm QFN package.

The 650V rated GaN FETs support the high voltages encountered in off-line power switching applications. The GaN FETs low output-capacitive charge reduces both the time and energy needed for power converter switching and is the key characteristic needed to create small, efficient power converters.

The LMG2650 internal gate drivers regulate the GaN FET gate voltage for optimum on-resistance. Internal drivers also reduce total gate inductance and GaN FET common-source inductance for improved switching performance. The low-side / high-side GaN FET turn-on slew rates can be individually programmed to one of four discrete settings for design flexibility with respect to power loss, switching-induced ringing, and EMI.

Current-sense emulation places a scaled replica of the low-side drain current on the output of the CS pin. The CS pin is terminated with a resistor to AGND to create the current-sense input signal to the external power supply controller. This CS pin resistor replaces the traditional current-sense resistor, placed in series with the low-side GaN FET source, at significant power and space savings. Furthermore, with no current-sense resistor in series with the GaN source, the low-side GaN FET thermal pad (SL pin) can be connected directly to the PCB power ground, improving system thermal performance.

The high-side GaN FET is controlled by both the low-side referenced INH pin and high-side referenced GDH pin allowing the LMG2650 to interface with controllers that employ either high-side gate drive reference scheme. The internal high-side gate-drive level-shifter reliably transmits the INH signal to the high-side with minimal impact to device quiescent current and no impact to device start-up time.

The bootstrap diode function between AUX and BST is implemented with a smart-switched GaN bootstrap FET. The switched GaN bootstrap FET allows more complete charging of the BST-to-SW capacitor since the on-state GaN bootstrap FET does not have the forward voltage drop of a traditional bootstrap diode. The smart-switched GaN bootstrap FET also avoids the traditional bootstrap diode problem of BST-to-SW capacitor overcharging due to off-state third-quadrant current flow in the low-side half-bridge GaN power FET. Finally, the bootstrap function has more efficient switching due to low capacitance and no reverse-recovery charge compared to the traditional bootstrap diode.

The AUX input supply wide voltage range is compatible with the corresponding wide range supply rail created by power supply controllers. The BST input supply range is even wider on the low end to account for capacitive droop in between bootstrap recharge cycles. Low AUX/BST idle quiescent currents and fast BST start-up time support converter burst-mode operation critical for meeting government light-load efficiency mandates. Further AUX quiescent current reduction is obtained by placing the device in standby mode with the EN pin.

The EN, INL, INH, and GDH control pins have high input impedance, low input threshold voltage and maximum input voltage equal to the local supply pin voltage (AUX or BST to SW). This allows the pins to support both low voltage and high voltage input signals and be driven with low-power outputs.

The LMG2650 protection features are low-side / high-side under-voltage lockout (UVLO), INL/INH input gatedrive interlock, low-side/high-side cycle-by-cycle current limit, and low-side/high-side overtemperature shut down. The UVLO features also help achieve well-behaved converter operation. The low-side overtemperature shut down is reported on the open drain FLT output.



## 7.2 Functional Block Diagram





## 7.3 Feature Description

### 7.3.1 GaN Power FET Switching Capability

Due to the silicon FET's long reign as the dominant power-switch technology, many designers are unaware that the nameplate drain-source voltage cannot be used as an equivalent point to compare devices across technologies. The nameplate drain-source voltage of a silicon FET is set by the avalanche breakdown voltage. The nameplate drain-source voltage of a GaN FET is set by the long term compliance to data sheet specifications.

Exceeding the nameplate drain-source voltage of a silicon FET can lead to immediate and permanent damage. Meanwhile, the breakdown voltage of a GaN FET is much higher than the nameplate drain-source voltage. For example, the breakdown drain-source voltage of the LMG2650 GaN power FET is more than 800V which allows the LMG2650 to operate at conditions beyond an identically nameplate rated silicon FET.

The LMG2650 GaN power FET switching capability is explained with the assistance of Figure 7-1. The figure shows the drain-source voltage versus time for the LMG2650 GaN power FET for three distinct switch cycles in a switching application. No claim is made about the switching frequency or duty cycle. The LMG2650 GaN power FETs can be turned on in continuous-conduction mode (CCM) hard switching, zero-voltage switching (ZVS), and discontinuous-conduction mode (DCM) switching conditions.



Figure 7-1. GaN Power FET Switching Capability

Each cycle starts before  $t_0$  with the FET in the on state. At  $t_0$  the GaN FET turns off and parasitic elements cause the drain-source voltage to ring at a high frequency. The high frequency ringing has damped out by  $t_1$ . Between  $t_1$  and  $t_2$  the FET drain-source voltage is set by the characteristic response of the switching application. The characteristic is shown as a flat line (plateau), but other responses are possible. At  $t_2$  the GaN FET turns on. For rare surge events, the transient ring voltage is limited to 800V and the plateau voltage is limited to 720V.



### 7.3.2 Turn-On Slew-Rate Control

The turn-on slew rate of both the low-side and high-side GaN power FETs are individually programmed to one of four discrete settings. The low-side slew rate is programmed by the resistance between the RDRVL and AGND pins. The high-side slew rate is programmed by the resistance between the RDRVH and SW pins. The low-side slew-rate setting is determined one time during AUX power up when the AUX voltage goes above the AUX power-on reset voltage. The high-side slew-rate setting is determined one time during BST-to-SW power up when the BST-to-SW voltage goes above the BST power-on reset voltage. The slew-rate setting determination time is not specified but is around 0.4µs.

Table 7-1 shows the recommended typical resistance programming value for the four slew rate settings and the typical turn-on slew rate at each setting. As noted in the table, an open-circuit connection is acceptable for programming slew-rate setting 0 and a short-circuit connection (RDRVL shorted to AGND for the low-side turn-on slew rate) (RDRVH shorted to SW for the high-side turn-on slew rate) is acceptable for programming slew-rate setting 3.

TURN-ON SLEW RATE SETTING	RECOMMENDED TYPICAL PROGRAMMING RESISTANCE (kΩ)	TYPICAL TURN-ON SLEW RATE (V/ns)	COMMENT						
0	120	2	Open-circuit connection for programming resistance is acceptable.						
1	47	9							
2	22	50							
3	5.6	80	Short-circuit connection for programming resistance (RDRVL shorted to AGND for low-side slew rate) (RDRVH shorted to SW for high-side slew rate) is acceptable.						

## Table 7.4. Class Data Catting



#### 7.3.3 Current-Sense Emulation

The current-sense emulation function creates a scaled replica of the GaN power FET positive drain current at the output of the CS pin. The current-sense emulation gain,  $G_{CSE}$ , is 0.554mA output from the CS pin,  $I_{CS}$ , for every 1A passing into the drain of the low-side GaN power FET,  $I_D$ .

(1)

The CS pin is terminated with a resistor to AGND, R<sub>CS</sub>, to create the current-sense voltage input signal to the external power supply controller.

 $R_{CS}$  is determined by solving for the traditional current-sense design resistance,  $R_{CS(trad)}$ , and multiplying by the inverse of  $G_{CSE}$ . The traditional current-sense design creates the current-sense voltage,  $V_{CS(trad)}$ , by passing the GaN power FET drain current,  $I_D$ , through  $R_{CS(trad)}$ . The LMG2650 creates the current-sense voltage,  $V_{CS}$ , by passing the CS pin output current,  $I_{CS}$ , through  $R_{CS}$ . The current-sense voltage must be the same for both designs.

$V_{CS} = I_{CS} \times R_{CS} = V_{CS(trad)} = I_D \times R_{CS(trad)}$	(2)
$R_{CS} = I_D / I_{CS} \times R_{CS(trad)} = 1 / G_{CSE} \times R_{CS(trad)}$	(3)
$R_{CS} = 1,805 \times R_{CS(trad)}$	(4)

The CS pin is clamped internally to a typical 2.5V. The clamp protects vulnerable power-supply controller current-sense input pins from over voltage if, for example, the current sense resistor on the CS pin were to become disconnected.

Figure 7-2 shows the current-sense emulation operation. In both cycles, the CS pin current emulates the GaN power FET drain current while the GaN FET is enabled. The first cycle shows normal operation where the controller turns off the GaN power FET when the controller current-sense input threshold is tripped. The second cycle shows a fault situation where the LMG2650 overcurrent protection turns off the GaN power FET before the controller current-sense input threshold is tripped. In this second cycle, the LMG2610 avoids a hung controller IN pulse by generating a fast-ramping artificial current-sense emulation signal to trip the controller current-sense input threshold. The artificial signal persists until the IN pin goes to logic-low which indicates the controller is back in control of switch operation.



Figure 7-2. Current-Sense Emulation Operation



### 7.3.4 Bootstrap Diode Function

The internal bootstrap diode function is implemented with a smart-switched GaN bootstrap FET. The GaN bootstrap FET blocks current in both directions between AUX and BST when the GaN bootstrap FET is turned off.

The bootstrap diode function is active when the low-side GaN power FET is turned on and inactive when the low-side GaN power FET is turned off. The GaN bootstrap FET is held off in the bootstrap diode inactive phase. The GaN bootstrap FET is turned on a single time at the beginning of the bootstrap active phase and is controlled as an ideal diode with diode current flowing from AUX to BST to charge the BST-to-SW capacitor. If a small reverse current from BST to AUX is detected after the GaN bootstrap FET is turned on, the GaN bootstrap FET is turned off for the remainder of the bootstrap active phase.

The bootstrap diode function implements a current limit to protect the GaN bootstrap FET when the BST-to-SW capacitor is significantly discharged at the beginning of the bootstrap active phase. If there is no current limit situation during the GaN bootstrap FET turn on, or if the bootstrap function drops out of current limit as the BST-to-SW capacitor charges, the current limit function is disabled for the remainder of the GaN bootstrap FET turn-on time. The current limit function is disabled to save quiescent current.

## 7.3.5 Input Control Pins (EN, INL, INH, GDH)

The EN pin is referenced to AGND and is used to toggle the device between the active and standby modes described in the *Device Functional Modes* section.

The INL pin is referenced to AGND and is used to turn the low-side GaN power FET on and off.

The INH pin is referenced to AGND and is used to turn the high-side GaN power FET on and off. The INH pin is compatible with controllers that use a low-side referenced gate drive signal to control the high-side GaN power FET.

The GDH pin is referenced to SW and is used to turn the high-side GaN power FET on and off. The GDH pin is compatible with controllers that use a high-side referenced signal to control the high-side GaN power FET.

The LMG2650 is intended to be used with either the INH pin or the GDH pin controlling the high-side GaN power FET. Short the unused pin to its reference (INH to AGND or GDH to SW).

The input control pins have a typical 1V input-voltage-threshold hysteresis for noise immunity. The pins also have a typical  $400k\Omega$  pull-down resistance to protect against floating inputs. The  $400k\Omega$  saturates for typical input voltages above 4V to limit the maximum input pull-down current to a typical 10uA. There are individual forward based ESD diodes from the EN, INL, and INH pins to the AUX pin. Avoid driving the EN, INL, and INH voltages higher than the AUX voltage. There is also a forward based ESD diode from the GDH pin to the BST pin. Avoid driving the GDH-to-SW voltage higher than the BST-to-SW voltage.

The INL turn-on action is blocked by the following conditions:

- Standby mode (as set by the EN pin above)
- INH in control of the INL/INH interlock
- AUX under-voltage lockout (UVLO)
- Low-side overtemperature protection
- Low-side GaN Power FET overcurrent protection

The INH turn-on action is blocked by the following conditions

- Standby mode (as set by the EN pin above)
- INL in control of the INL/INH interlock
- AUX UVLO
- Low-side overtemperature protection
- BST UVLO
- High-side overcurrent protection

The GDH turn-on action is blocked by the following conditions

BST UVLO



- High-side overtemperature protection
- High-side overcurrent protection

Note that the INH pin is blocked by the low-side temperature protection while the GDH pin is blocked by the high-side temperature protection.

All the blocking conditions except the INL/INH interlock and the overcurrent protection act independently of the INL, INH, or GDH logic state. Figure 7-3 shows the operation of these control-input independent blocking conditions.



Figure 7-3. Control-Input-Independent Blocking Condition Operation

The INL/INH Interlock blocking action is described in the *INL - INH Interlock* section. Meanwhile, the overcurrent protection blocking action only asserts after the control input has turned on its respective GaN power FET. See the *Overcurrent Protection* section for the details.

### 7.3.6 INL - INH Interlock

The interlock function keeps the low-side and high-side GaN power FETs from being simultaneously turned on when the INL and INH pins are both logic-high. Either the INL or the INH pin gains control of the interlock if either pin is logic high when the other pin is logic low. Once the INL or INH pin gains control of the interlock, it retains control as long as it remains logic high. Only the INL or INH pin in control of the interlock passes a logic-high signal through the interlock.

Note that there is no interlock feature regarding the GDH pin. This means it is possible to simultaneously turn on the low-side and high-side GaN power FETs if the INL and GDH pins are both logic-high.

### 7.3.7 AUX Supply Pin

The AUX pin is the input supply for the low-side internal circuits and is the power source to charge the BST-to-SW capacitor through the internal bootstrap diode function. The AUX external capacitance is recommended to be a ceramic capacitor that is at least three times larger than the BST-to-SW external capacitance over operating conditions.

#### 7.3.7.1 AUX Power-On Reset

The AUX Power-On Reset disables all low-side functionality, including the INH pin function, if the AUX voltage is below the AUX Power-On Reset voltage. The AUX Power-On Reset voltage is not specified but is around 5V. The AUX Power-On Reset initates the one-time determination of the low-side slew-rate setting programmed on the RDRVL pin if the AUX voltage goes above the AUX Power-On Reset voltage. The AUX Power-On Reset voltage overtemperature protection function if the AUX voltage is above the AUX Power-On Reset voltage.

#### 7.3.7.2 AUX Under-Voltage Lockout (UVLO)

The AUX UVLO blocks the INL pin from turning on the low-side GaN power FET and blocks the INH pin from turning on the high-side GaN power FET if the AUX voltage is below the AUX UVLO voltage. Figure 7-3 shows the AUX UVLO blocking operation. The AUX UVLO voltage is set higher than the BST UVLO voltage so the high-side GaN power FET can be operated when the low-side GaN power FET is operating. The voltage

**ADVANCE INFORMATION** 



separation between the AUX UVLO voltage and BST UVLO voltage accounts for operating conditions where the bootstrap charging of the BST-to-SW capacitor from the AUX supply is incomplete. The AUX UVLO voltage hysteresis prevents on-off chatter near the UVLO voltage trip point.

### 7.3.8 BST Supply Pin

The BST pin is the input supply for the high-side internal circuits. The BST pin and corresponding high-side circuits are referenced to the SW pin. The BST pin is powered by the low-side AUX Supply pin through the internal bootstrap diode function. The bootstrap function is inactive when the low-side GaN FET is off and the BST pin must rely on an external BST-to-SW capacitor for the BST power source.

Designing the BST-to-SW capacitance is a trade-off between high-side charge-up time and hold-up time. The BST-to-SW external capacitance is recommended to be a ceramic capacitor that is at least 10nF over operating conditions.

#### 7.3.8.1 BST Power-On Reset

The BST Power-On Reset voltage is with respect to the SW pin. The BST Power-On Reset disables all high-side functionality if the BST-to-SW voltage is below the BST Power-On Reset voltage. The BST Power-On Reset voltage is not specified but is around 5V. The BST Power-On Reset initiates the one-time determination of the high-side slew-rate setting programmed on the RDRVH pin if the BST-to-SW voltage goes above the BST Power-On Reset voltage.

#### 7.3.8.2 BST Under-Voltage Lockout (UVLO)

The BST UVLO voltage is with respect to the SW pin. The BST UVLO blocks both the INH and GDH pins from turning on the high-side GaN power FET if the BST-to-SW voltage is below the applicable BST UVLO voltage as described as follows. Figure 7-3 shows the BST UVLO blocking operation. The BST UVLO consists of two separate UVLO functions to create a two-level BST UVLO. The upper BST UVLO is called the BST Turn-On UVLO and only controls if the high-side GaN power FET is allowed to turn on. The lower BST UVLO is called the BST Turn-Off UVLO and only controls if the high-side GaN power FET is turned off after the high-side GaN power FET is already turned on. The operation of the two-level UVLO is not the same as a single UVLO with hysteresis.

Figure 7-4 shows the two-level BST UVLO operation. The BST Turn-On UVLO prevents the high-side GaN power FET from turning on, for INH or GDH logic-high, if the BST-to-SW voltage is below the BST Turn-On UVLO voltage (INH/GDH pulse #1, first portion of pulse #2, and pulse #5). After the high-side GaN power FET is successfully turned-on, the BST Turn-On UVLO is ignored and the BST Turn-Off UVLO output is watched for the remainder of the INH or GDH logic-high pulse (INH/GDH second portion of pulse #2, pulses #3, #4, and #6. The BST Turn-Off UVLO turns off the high-side GaN power FET for the remainder of the INH/GDH logic-high pulse if the BST-to-SW voltage falls below the BST Turn-Off UVLO voltage (INH/GDH pulse #6).



Figure 7-4. BST UVLO Operation

The effective voltage hysteresis of the two-level BST UVLO is the difference between the upper and lower BST UVLO voltages. A single-level BST UVLO can be implemented with the same hysteresis but allows subsequent high-side GaN power FET turn on anywhere in the hysteresis range. A single-level BST UVLO allows INH/GDH



pulse #5 to turn on the high-side GaN power. The two-level UVLO design prevents any turn on in the hysteresis range.

The two-level BST UVLO allows a wide hysteresis while making sure the BST-to-SW capacitor is adequately charged at the beginning of every INH or GDH pulse. The wide hysteresis allows a smaller BST-to-SW capacitor to be used which is useful for faster high-side start-up time. The adequate capacitor charge at the beginning of the INH or GDH pulse helps make sure the high-side GaN power FET is not turned-off early in the INH or GDH pulse which can create erratic converter operation.

#### 7.3.9 Overcurrent Protection

The LMG2650 implements cycle-by-cycle overcurrent protection for both half-bridge GaN power FETs. Figure 7-5 shows the cycle-by-cycle overcurrent operation. Every INL or INH or GDH logic-high cycle turns on the controlled GaN power FET. If the GaN power FET drain current exceeds the overcurrent threshold current, the overcurrent protection turns off the GaN power FET for the remainder of the INL or INH or GDH logic-high duration.



Figure 7-5. Cycle-by-Cycle Overcurrent Protection Operation

An overcurrent protection event is not reported on the  $\overline{FLT}$  pin. Cycle-by-cycle overcurrent protection minimizes system disruption because the event is not reported and because the protection allows the GaN power FET to turn on every INL or INH or GDH cycle.

As described in the *Current-Sense Emulation* section, an artificial CS pin current is produced after the low-side GaN power FET is turned off by the low-side overcurrent protection in order to prevent the controller from entering a hung state.

### 7.3.10 Overtemperature Protection

The LMG2650 implements separate overtemperature protection for both the low-side and high-side device circuits. The low-side overtemperature protection blocks the INL pin from turning on the low-side GaN power FET and blocks the INH pin from turning on the high-side GaN power FET if the low-side temperature is above the overtemperature protection temperature. The high-side overtemperature protection blocks the GDH pin from turning on the high-side temperature is above the overtemperature protection temperature. The high-side temperature is above the overtemperature protection temperature. Figure 7-3 shows the overtemperature blocking operation. The overtemperature protection hysteresis avoids erratic thermal cycling.

The low-side overtemperature protection is enabled when the AUX voltage is above the AUX Power-On Reset voltage. The low AUX Power-On Reset voltage helps the overtemperature protection remain operational when the AUX rail droops during a power converter cool-down phase. The high-side overtemperature protection is enabled when the BST-to-SW voltage is above the BST Power-On Reset voltage.

A low-side overtemperature fault is reported on the  $\overline{FLT}$  pin when the low-side overtemperature protection is asserted. This is the only fault event reported on the  $\overline{FLT}$  pin.



## 7.3.11 Fault Reporting

The LMG2650 only reports a low-side overtemperature fault. A low-side overtemperature fault is reported on the  $\overline{FLT}$  pin when the low-side overtemperature protection function is asserted. The  $\overline{FLT}$  pin is an active low open-drain output so the pin pulls low when there is a low-side overtemperature fault.

## 7.4 Device Functional Modes

The LMG2650 has two modes of operation controlled by the EN pin. The device is in Active mode when the EN is logic high and in Standby mode when the EN pin is logic low. In active mode, the half-bridge GaN power FETs are controlled by the INL, INH, and GDH pins. In Standby mode, the INL and INH pins are ignored, the low-side GaN power FET and bootstrap diode are held off, the INH pin is blocked from turning on the high-side FET, and the AUX quiescent current is reduced to the AUX standby quiescent current. Note that in Standby mode the high-side GaN power FET can still be controlled by the GDH pin if the BST pin is powered by an external source.



## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2024	*	Initial Release



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



27

**RFB0019A** 



## **EXAMPLE BOARD LAYOUT**

VQFN - 1.05 mm max height



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





## **EXAMPLE STENCIL DESIGN**

VQFN - 1.05 mm max height



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4230245/A 11/2023



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XLMG2650RFBR	ACTIVE	VQFN	RFB	19	2000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated