

# LMH6629

# Ultra-Low Noise, High Speed Operational Amplifier

### **General Description**

The LMH6629 is a high speed, ultra low-noise amplifier designed for applications requiring wide bandwidth with high gain and low noise such as in communication, test and measurement, optical and ultrasound systems.

The LMH6629 operates on 2.7 to 5.5V supply with an input common mode range that extends below ground and outputs that swing to within 0.8V of the rails for ease of use in single supply applications. The LMH6629 has user-selectable internal compensation for minimum gains of 4 or 10 controlled by pulling the COMP pin low or high, thereby avoiding the need for external compensation capacitors required in competitive devices.

The low-input noise (0.69nV/ $\sqrt{Hz}$  and 2.6 pA/ $\sqrt{Hz}$ ), low distortion (HD2/ HD3 = -90 dBc/ -94 dBc) and ultra-low DC errors (780  $\mu$ V V<sub>OS</sub> Max @ 25°C, ±0.45  $\mu$ V/°C drift) allow precision operation in both AC- and DC-coupled applications.

The LMH6629 is fabricated in National Semiconductor's proprietary SiGe process and is available in a 3mm x 3mm, 8 pin LLP package.

### **Features**

Specified for V\_S = 5V, R\_L = 100 \Omega, A\_V = 10 V/V

<ul> <li>–3dB bandwidth</li> </ul>	900MHz
Input voltage noise	0.69 nV/√Hz
<ul> <li>Input offset voltage max. @ 25°C</li> </ul>	±780 μV
<ul> <li>Slew rate</li> </ul>	1600 V/ μs
■ HD2 @ f = 1MHz, 2V <sub>PP</sub>	–90 dBc
■ HD3 @ f = 1MHz, 2V <sub>PP</sub>	–94 dBc
<ul> <li>Supply voltage range</li> </ul>	2.7V to 5.5V
<ul> <li>Typical supply current</li> </ul>	15.5 mA
<ul> <li>Selectable min. gain</li> </ul>	≥4 or ≥10
Package	LLP-8

### **Applications**

- Instrumentation Amplifiers
- Ultrasound Pre-amps
- Wide-band Active Filters
- Opto-electronics
- Medical imaging systems
- Base-station Amplifiers
- Trans-impedance amplifier

### **Typical Application Circuit**



FIGURE 1. Transimpedance Amplifier

## **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
	LMH6629SD		1k Units Tape and Reel	
LLP-8	LMH6629SDE	L6629	250 Units Tape and Reel	SDA08A
	LMH6629SDX		4.5k Units Tape and Reel	

### **Connection Diagram**



8-Pin LLP SDA088AD (Top View)

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance ( <i>Note 4</i> )	
Human Body Model	2kV
Machine Model	200V
Charge-Device Model	750V
Positive Supply Voltage	–0.5 to 6.0V
Differential Input Voltage	3V
Analog Input Voltage Range	–0.5 to $V_S$
Digital Input Voltage	-0.5 to V <sub>S</sub>

Junction Temperature Storage Temperature Range -65°C Soldering Information See Product Folder at www.national.com and http:// www.national.com/ms/MS-SOLDERING.pdf

### www.DataSheet4U.com +150°C -65°C to +150°C

### **Operating Ratings** (Note 1)

Supply Voltage (V+ - V– Operating Temperature Range – Package LLP-8

2.7V to 5.5V -40°C to +125°C (θ<sub>JA</sub>) 71°C/W

### **5V Electrical Characteristics**

The following specifications apply for single supply with  $V_S = 5V$ ,  $R_L = 100\Omega$  terminated to 2.5V, gain = 10V/V,  $V_O = 2V_{PP}$ ,  $V_{CM} = V_S/2$ , COMP Pin = HI, unless otherwise noted. **Boldface** limits apply at the temperature extremes. (*Note 2*).

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	Typ ( <i>Note 6</i> )	Max ( <i>Note 6</i> )	Units	
DYNAMIC PE	DYNAMIC PERFORMANCE						
SSBW		$V_{O} = 200 \text{ mV}_{PP}$		900			
	Small signal -30B bandwidth	COMP Pin = LO, $A_V$ = 4, $V_O$ = 200		900		MHz	
		mV <sub>PP</sub>		800			
	Large signal –3dB	$V_{O} = 2V_{PP}$		380			
LODVV	bandwidth	COMP Pin = LO, $A_V = 4$ , $V_O = 2V_{PP}$		190			
		A <sub>V</sub> = 10, V <sub>O</sub> = 200 mV <sub>PP</sub>		330			
	0.1 dB bandwidth	COMP Pin = LO, $A_V = 4$ , $V_O = 200$		95		MHz	
				1000			
<b>CD</b>	Slow rate	$A_V = 10, 2V$ step		1600		Muo	
Sh	Slew rate	A <sub>V</sub> = 4, 2V step, COMP Pin = LO		530		v/µs	
		A <sub>V</sub> = 10, 2V step, 10% to 90%		0.9			
t <sub>r</sub> /t <sub>f</sub>	Rise/fall time	A <sub>V</sub> = 4, 2V step, 10% to 90%,		28			
		COMP Pin = LO, (Slew Rate Limited)		2.0		ns	
т	Settling time	A <sub>V</sub> = 10, 1V step, ±0.1%		42			
's	Overload Recovery	$V_{IN} = 1V_{PP}$		2			
NOISE AND D	ISTORTION						
		fc = 1MHz, $V_0 = 2V_{PP}$		-90		dBo	
	2 <sup>nd</sup> order distortion	COMP Pin = LO, $A_V$ = 4, fc = 1 MHz,		_88			
		$V_0 = 2V_{PP}$		_00			
1102		fc = 10 MHz, $V_0 = 2V_{PP}$		-70			
		COMP Pin = LO, fc = 10 MHz, $A_V$ =		65			
		$4V, V_0 = 2V_{PP}$		_00			
		fc = 1MHz, $V_0 = 2V_{PP}$		-94			
	3rd order distortion	COMP Pin = LO, $A_V$ = 4, fc = 1MHz,	-87				
HD3 OIP3		$V_0 = 2V_{PP}$		0,		dBc	
		fc = 10 MHz, $V_0 = 2V_{PP}$		-82			
		COMP Pin = LO, fc = 10 MHz, V <sub>O</sub> =		-75			
		2V <sub>PP</sub>					
	Two-tone 3rd order intercept	fc = 25 MHz, $V_0 = 2 V_{PP}$ composite		31		dBm	
	point	fc = 75 MHz, $V_0 = 2V_{PP}$ composite		27			
e <sub>n</sub>	Noise Voltage	Input referred f < 1MHz		0.69		nV/√Hz	
i <sub>n</sub>	Noise current			2.6		pA/√Hz	

LMH6629

		www.DataSheet4U.com					<del>em</del>	
$ \begin{array}{ c c c c } \hline \text{Noise Figure} & Noise Figu$	Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	<b>Typ</b> ( <i>Note 6</i> )	Max ( <i>Note 6</i> )	Units	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	NF	Noise Figure	$R_s = R_T = 50\Omega$		8.0		dB	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ANALOG I/O		-			<u></u>	<u> </u>	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	CMVR	Input voltage range	CMRR > 70 dB	-0.30		3.8	V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$D_{\rm c} = 4000 \text{ to } M_{\rm c}/0$	0.89	0.82 to	4.0		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V		$R_{L} = 10002 \text{ to } V_{S}/2$	0.95	4.19	3.9	v	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	•0	Oulput voltage range	No Load	0.76	0.72 to	4.1	v	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				0.85	4.28	4.0		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I <sub>OUT</sub>	Linear output current	V <sub>O</sub> = 2.5V ( <i>Note 3</i> )		250		mA	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>OS</sub>	Input offset voltage			±150	±780 <b>±800</b>	μV	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	TcV <sub>OS</sub>	Input offset voltage temperature drift	(Note 7)		±0.45		μV/°C	
$ \begin{array}{c c c c c c c c c c } \hline l_{0S} & lnput offset current & & & \pm 0.1 & \pm 1.8 \\ \pm 3.0 & \mu A \\ \hline Tc l_{0S} & lnput offset voltage \\ temperature drift & (Note 7) & & \pm 2.8 & & nA/^{\circ}C \\ \hline C_{CM} & lnput capacitance & Common Mode & & 1.7 & & pF \\ \hline R_{CM} & lnput resistance & Common Mode & & 450 & & & & & \\ \hline MISCELLANEOUS PARAMETERS & & & & & & \\ \hline MISCELLANE & Common mode rejection ratio & & & & & & & \\ \hline CMRR & Common mode rejection ratio & & & & & & & & \\ \hline PSRR & Power supply rejection ratio & & & & & & & & & \\ \hline PSRR & Power supply rejection ratio & & & & & & & & & \\ \hline DIGITAL INPUTS/TIMING & & & & & & & & & & \\ \hline V_{IL} & & Logic low-voltage threshold & PD and COMP pins & & & & & & & & \\ \hline V_{IL} & & Logic high-voltage & PD and COMP pins & & & & & & & & \\ \hline V_{IL} & & Logic high-voltage & PD and COMP pins & & & & & & & & \\ \hline I_{IL} & & & & & & & & & & \\ \hline l_{IL} & & & & & & & & & & & \\ \hline l_{IL} & & & & & & & & & \\ \hline I_{IL} & & & & & & & & & & \\ \hline I_{IL} & & & & & & & & & \\ \hline I_{IL} & & & & & & & & & & \\ \hline I_{IL} & & & & & & & & & \\ \hline I_{IL} & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & \\ \hline I_{IR} & & & & & & & & & \\ \hline I_{IR} & & & & & & & & \\ \hline I_{IR} & & & & & & & & \\ \hline I_{IR} & & & & & & & & \\ \hline I_{IR} & & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & & & & & & & \\ \hline I_{IR} & &$	I <sub>BI</sub>	Input bias current	( <i>Note 6</i> )		-15	-23 <b>-37</b>	μA	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I <sub>OS</sub>	Input offset current			±0.1	±1.8 <b>±3.0</b>	μA	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T <sub>C</sub> I <sub>OS</sub>	Input offset voltage temperature drift	(Note 7)		±2.8		nA/°C	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C <sub>CM</sub>	Input capacitance	Common Mode		1.7		pF	
$\begin{array}{ c c c c c c c c c } \hline \textbf{MISCELLANEOUS PARAMETERS} \\ \hline \textbf{CMRR} & \hline \textbf{Common mode rejection} & \textbf{V}_{CM} from 0V to 3.7V & 82 & 70 & 87 & & & & & & & & & & & & & & & & & $	R <sub>CM</sub>	Input resistance	Common Mode		450		kΩ	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MISCELLANE	OUS PARAMETERS				L	<u> </u>	
$\begin{array}{ c c c c c c } \hline PSRR & Power supply rejection ratio & \hline R81 & R81 & R83 & \hline R81 & R81 & R83 & \hline R81 & R81 & \hline R81 & \hline R81 & R81 & \hline R81$	CMRR	Common mode rejection ratio	V <sub>CM</sub> from 0V to 3.7V	82 <b>70</b>	87			
$ \begin{array}{ c c c c c c } \hline A_{VOL} & Open \ loop \ gain & \hline & 74 & 72 & 78 & \hline & 78 & \hline & \\ \hline DIGITAL \ INPUTS/TIMING & & & & & & & \\ \hline V_{IL} & \ Logic \ low-voltage \ threshold & \hline PD \ and \ COMP \ pins & & & & & & & & & & \\ \hline V_{IH} & \ threshold & & \hline PD \ and \ COMP \ pins & & & & & & & & & & & & \\ \hline I_{IL} & \ Logic \ low-bias \ current & \hline PD \ and \ COMP \ pins = 0.8V \ (Note \ 6) & -23 & -28 & -34 & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & -22 & -27 & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & & & & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & & & & & & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & & & & & & & & & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & & & & & & & & & & & & & \\ \hline I_{IH} & \ Logic \ high-bias \ current & \hline PD \ and \ COMP \ pins = 2.5V \ (Note \ 6) & -16 & & & & & & & & & & & & & & & & & & &$	PSRR	Power supply rejection ratio		81 <b>78</b>	83		dB	
$\begin{array}{c c c c c c c c } \hline \textbf{DigitTAL INPUTS/TIMING} \\ \hline V_{IL} & Logic low-voltage threshold & PD and COMP pins & 0.8 \\ \hline V_{IH} & Logic high-voltage threshold & PD and COMP pins & 2.5 & 0.8 \\ \hline V_{IH} & Logic high-voltage threshold & PD and COMP pins & 2.5 & -34 \\ \hline I_{IL} & Logic low-bias current & PD and COMP pins = 0.8V (Note 6) & -23 & -38 & -38 \\ \hline I_{IL} & Logic high-bias current & PD and COMP pins = 2.5V (Note 6) & -16 & -22 & -27 & -29 \\ \hline I_{IH} & Logic high-bias current & PD and COMP pins = 2.5V (Note 6) & -16 & -22 & -27 & -29 \\ \hline T_{en} & Enable time & 75 & ns \\ \hline T_{dis} & Disable time & 80 & ns \\ \hline \textbf{POWER REQUIREMENTS} \\ \hline I_{S} & Supply Current & \hline No Load, Normal Operation (PD Pin & 15.5 & 16.7 & 18.2 & & & & & & & & & & & & & & & & & & &$	A <sub>VOL</sub>	Open loop gain		74 <b>72</b>	78			
$ \begin{array}{c c c c c c c } \hline V_{IL} & Logic low-voltage threshold $\overline{PD}$ and COMP pins $ 0.8 \\ \hline V_{IH} & Logic high-voltage threshold $\overline{PD}$ and COMP pins $ 2.5 $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$	DIGITAL INPU	TS/TIMING					·	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>IL</sub>	Logic low-voltage threshold	PD and COMP pins			0.8		
$\begin{tabular}{ c c c c c c c } \hline $PD$ and COMP pins = 0.8V (Note 6) & -23 & -34 & -34 & -19 & -28 & -34 & -38 & -19 & -19 & -28 & -34 & -38 & -19 & -19 & -19 & -28 & -38 & -38 & -38 & -38 & -19 & -19 & -19 & -28 & -38 & -38 & -38 & -38 & -38 & -38 & -19 & -19 & -19 & -28 & -38 $	V <sub>IH</sub>	Logic high-voltage threshold	PD and COMP pins	2.5			V	
$\begin{tabular}{ c c c c c c c } \hline I_{IH} & Logic high-bias current & $\overline{PD}$ and COMP pins = 2.5V (Note 6) & -16 & -22 & -27 & -29 & & & \\ \hline T_{en} & Enable time & $75$ & & & & \\ \hline T_{dis} & Disable time & $80$ & & & & & \\ \hline POWER REQUIREMENTS & & & & & & \\ \hline I_S & Supply Current & & $No Load, Normal Operation ($\overline{PD}$ Pin & $15.5$ & $16.7$ & & & \\ \hline I_{b} & $	I <sub>IL</sub>	Logic low-bias current	$\overline{\text{PD}}$ and COMP pins = 0.8V ( <i>Note 6</i> )	-23 <b>-19</b>	-28	-34 <b>-38</b>		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I <sub>IH</sub>	Logic high-bias current	$\overline{\text{PD}}$ and COMP pins = 2.5V ( <i>Note 6</i> )	–16 <b>–14</b>	-22	–27 <b>–29</b>	μΑ	
$T_{dis}$ Disable time80nsPOWER REQUIREMENTSNo Load, Normal Operation ( $\overline{PD}$ Pin = HI or open)15.516.7 18.2IsSupply Current $1000 - 10000 - 1000 - 10000 - 10000 - 1000 - 1000 - 1000 - $	T <sub>en</sub>	Enable time			75			
No Load, Normal Operation (PD Pin = HI or open)         15.5         16.7 18.2           No Load, Shutdown (PD Pin =LO)         1.1         1.85         mA	T <sub>dis</sub>	Disable time			80		ns	
$I_{S}$ Supply Current No Load, Normal Operation ( $\overline{PD}$ Pin = HI or open) 15.5 16.7 <b>18.2</b> No Load, Shutdown ( $\overline{PD}$ Pin =LO) 1.1 1.85	POWER REQU	JIREMENTS						
No Load, Shutdown (PD Pin =LO)         1.1         1.85		Supply Current	No Load, Normal Operation (PD Pin = HI or open)		15.5	16.7 <b>18.2</b>		
	'S	Supply Current	No Load, Shutdown (PD Pin =LO)	No Load, Shutdown (PD Pin =LO)		1.1	1.85 <b>2.0</b>	

### **3.3V Electrical Characteristics**

The following specifications apply for single supply with  $V_S = 3.3V$ ,  $R_L = 100\Omega$  terminated to 1.65V, gain = 10V/V,  $V_O = 1V_{PP}$ ,  $V_{CM} = V_S/2$ , COMP Pin = HI, unless otherwise noted. **Boldface** limits apply at the temperature extremes. (*Note 2*)

Symbol	Parameter	Conditions	Min ( <i>Note 5</i> )	Typ (Note 5)	Max ( <i>Note 5</i> )	Units	
DYNAMIC PER	FORMANCE		(	(	(	<u> </u>	
		$V_0 = 200 \text{ mV}_{PP}$		820			
SSBW	Small signal –3dB bandwidth	COMP Pin = LO, $A_V$ = 4, $V_O$ = 200 mV <sub>PP</sub>		730		MHz	
		$V_0 = 1V_{PP}$		540			
LSBW	Large signal –3dB bandwidth	COMP Pin = LO, $A_V = 4$ , $V_O = 1V_{PP}$		320		MHZ	
		A <sub>V</sub> = 10, V <sub>O</sub> = 200 mV <sub>PP</sub>		330			
	0.1 dB bandwidth	COMP Pin = LO, $A_V$ = 4, $V_O$ = 200 m $V_{PP}$		85		MHz	
<u></u>	Slow rate	A <sub>V</sub> = 10, 1.3V step		1100		1//110	
3n	Siew rate	COMP Pin = LO, $A_V$ = 4, 1.3V step		500		v/µs	
		A <sub>V</sub> = 10, 1V step, 10% to 90%		0.7			
t <sub>r</sub> /t <sub>f</sub>	Rise/fall time	COMP Pin = LO, $A_V$ = 4, 1V step, 10% to 90% (Slew Rate Limited)		1.3		ns	
T <sub>s</sub>	Settling time	A <sub>V</sub> = 10, 1V step, ±0.1%		70			
	Overload Recovery	$V_{IN} = 1V_{PP}$		2			
NOISE AND DI	STORTION						
		fc = 1MHz, $V_0 = 1V_{PP}$		-82			
	2 <sup>nd</sup> order distortion	COMP Pin = LO, $A_V$ = 4, fc = 1MHz, $V_O = 1V_{PP}$		-88		dBc	
HD2		$fc = 10 MHz, V_0 = 1V_{PP}$		-67			
		COMP Pin = LO, fc = 10 MHz, $A_V = 4V$ , $V_O = 1V_{PP}$		-74			
		$fc = 1MHz, V_O = 1V_{PP}$		-94			
		COMP Pin = LO, $A_V$ = 4, fc = 1MHz, V <sub>O</sub> = 1V <sub>PP</sub>		-112			
HD3	3 <sup>rd</sup> order distortion	$fc = 10 MHz, V_0 = 1V_{PP}$		-79		dBc	
		COMP pin = LO, fc = 10 MHz, $V_0$ = $1V_{PP}$		-96			
	Two-tone 3 <sup>rd</sup> Order Intercept	fc = 25 MHz, $V_0 = 1V_{PP}$ composite		30		dBm	
OIP3	Point	fc = 75 MHz, $V_0 = 1V_{PP}$ composite		26		UDIII	
e <sub>n</sub>	Noise voltage	Input referred for 1MHz		0.69		nV/√HZ	
i <sub>n</sub>	Noise current			2.6		pA/√HZ	
NF	Noise figure	$R_{S} = R_{T} = 50\Omega$		8.0		dB	
ANALOG I/O							
CMVR	Input voltage range	CMRR > 70 dB	-0.30		2.1	V	
V		$R_L = 100\Omega$ to $V_S/2$	0.90 <b>0.95</b>	0.79 to 2.50	2.4 <b>2.3</b>	- v	
•0	Output voitage range	No load	0.76 <b>0.80</b>	0.70 to 2.60	2.5 <b>2.4</b>		
I <sub>OUT</sub>	Linear output current	V <sub>O</sub> = 1.65V ( <i>Note 3</i> )		230		mA	
V <sub>OS</sub>	Input Offset Voltage			±150	±680 <b>±700</b>	μV	
TcV <sub>OS</sub>	Input offset voltage temperature drift	(Note 7)		±1		µV/°C	

	1			XAZXAZXAZ	DataSheet4U.	<del></del>
Symbol	Parameter	Conditions	Min ( <i>Note 5</i> )	Typ ( <i>Note 5</i> )	Max ( <i>Note 5</i> )	Units
I <sub>BI</sub>	Input Bias Current	(Note 6)		-15	–23 <b>–35</b>	μA
I <sub>os</sub>	Input Offset Current			±0.13	±1.8 <b>±3.0</b>	μA
T <sub>c</sub> I <sub>os</sub>	Input offset voltage temperature drift	(Note 7)		±3.2		nA/°C
C <sub>CM</sub>	Input Capacitance	Common Mode		1.7		pF
R <sub>CM</sub>	Input Resistance	Common Mode		1		MΩ
MISCELLANE	OUS PARAMETERS			3		
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> from 0V to 2.0V	84 <b>81</b>	87		
PSRR	Power supply rejection ratio		82 <b>79</b>	84		dB
A <sub>VOL</sub>	Open Loop Gain		78 <b>73</b>	79		
DIGITAL INPU	TS/TIMING			•		
V <sub>IL</sub>	Logic low-voltage threshold				0.8	V
V <sub>IH</sub>	Logic high-voltage threshold		2.0			v
IL	Logic low-bias current	$\overline{PD}$ and COMP pins = 0.8V ( <i>Note 6</i> )	-17 <b>-14</b>	-23	–28 <b>–32</b>	
I <sub>IH</sub>	Logic high-bias current	$\overline{PD}$ and COMP pins = 2.0V ( <i>Note 6</i> )	–16 <b>–13</b>	-22	-27 <b>-31</b>	μΑ
T <sub>en</sub>	Enable time			75		
T <sub>dis</sub>	Disable time			80		ns
POWER REQUIREMENTS						
	Sumply Current	No Load, Normal Operation (PD Pin = HI or open)		13.7	14.9 <b>16.0</b>	
IS	Supply Current	No Load, Shutdown ( $\overline{PD}$ Pin = LO)		0.89 1.4 <b>1.5</b>		

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Note 3: The maximum continuous output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C

Note 4: Human Body Model, applicable std. JESD22-A114C. Machine Model, applicable std. JESD22-A115-A. Field Induced Charge Device Model, applicable std. JESD22-C101-C.

Note 5: Typical numbers are the most likely parametric norm. Bold numbers refer to over-temperature limits.

Note 6: Negative input current implies current flowing out of the device.

Note 7: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

### **Typical Performance Characteristics**

Unless otherwise specified, V<sub>S</sub> = ±2.5V, R<sub>f</sub> = 240 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , V<sub>OUT</sub> = 2V<sub>PP</sub>, COMP pin = HI, A<sub>V</sub> = +10 V/V.



Non-Inverting Frequency Response







Inverting Frequency Response



Non-Inverting Frequency Response



Non-Inverting Frequency Response with Varying V<sub>0</sub>







Frequency Response Cap. Loading



30068016

Frequency Response vs. R<sub>f</sub>







3<sup>rd</sup> Order Intermodulation Distortion vs. Output Voltage





















30068073



**Output Sink Current** 



30068058

Large Signal Step Response



TIME (10 ns/DIV)



Vo (0.2V/Div)

Vo (0.05V/Div)

1.0

0.5

0.0

-0.5

-1.0

mula

V<sub>0</sub> (V)

LMH6629

3

2

1

0

-1

-2

-3

30068024

PD\ (V)







www.DataSheet4U.com

Offset Voltage vs. Supply Voltage (Typical Unit)







LMH6629

# Application Section

The LMH6629 is a very wide gain bandwidth, ultra low-noise voltage feedback operational amplifier. The excellent noise and bandwidth enables applications such as medical diagnostic ultrasound, magnetic tape & disk storage and fiberoptics to achieve maximum high frequency signal-to-noise ratios. The following discussion will enable the proper selection of external components to achieve optimum system performance.

The LMH6629 has some additional features to allow maximum performance. As shown in *Figure 2* there are provisions for low power shut down and two internal compensation settings, which are further discussed below. Also provided is a feedback (FB) pin which allows the placement of the feedback resistor directly adjacent to the inverting input (IN-) pin. This pin simplifies board layout and minimizes the possibility of unwanted interaction between the feedback path and other circuit elements.



FIGURE 2. 8-Pin LLP Pinout Diagram

The LLP-8 package requires the bottom-side Die Attach Paddle (DAP) to be soldered to the circuit board for proper thermal dissipation and to get the thermal resistance number specified. The DAP is tied to the V<sup>-</sup> potential within the LMH6629 package. Thus, the circuit board copper area devoted to DAP heatsinking connection should be at the V- potential as well. Please refer to the package drawing for the recommended land pattern and recommended DAP connection dimensions.



FIGURE 3. 8-Pin LLP SDA088AD (Top View)

#### **CONTROL PINS**

The LMH6629 has two digital control pins;  $\overline{PD}$  and COMP pins. The  $\overline{PD}$  pin, used for powerdown, floats high (on) when not driven. When the  $\overline{PD}$  pin is pulled low, the amplifier is disabled and the amplifier output stage goes into a high impedance state so the feedback and gain set resistors determine the output impedance of the circuit. The other control pin, the COMP pin, allows control of the internal compensation and defaults to the lower gain mode or logic 0.

#### COMPENSATION

Nearly all high-speed operational amplifiers are now internally compensated. To use external compensation capacitors would compromise stability and performance due to bond wire and board parasitic reactances. The LMH6629 gives a degree of flexibility that was lost with on chip compensation. There are two compensation settings that can be controlled by the COMP pin. The default setting is set through an internal pull down resistor and places the COMP pin at the logic 0 state. In this configuration the on chip compensation is set to the maximum and bandwidth is reduced to enable stability at gains as low as 4V/V.

When this pin is driven to the logic 1 state the internal compensation is decreased to allow higher bandwidth at higher gains. In this state the minimum stable gain is 10V/V. Due to the reduced compensation slew rate and large signal bandwidth are significantly enhanced for the higher gains.

#### **BIAS CURRENT CANCELLATION**

The LMH6629 offers exceptional offset voltage accuracy. In order to preserve the low offset voltage errors, care must be taken to avoid voltage errors due to input bias currents. This is important in both inverting and non inverting applications. The non-inverting circuit is used here as an example. To cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting (R<sub>g</sub>) and feedback (R<sub>t</sub>) resistors should equal the equivalent source resistance (R<sub>seq</sub>) as defined in *Figure 4*. Combining this constraint with the non-inverting gain equation also seen in *Figure 4* allows both R<sub>f</sub> and R<sub>g</sub> to be determined explicitly from the following equations:

$$R_f = A_V R_{seq}$$
 and  $R_q = R_f / (A_V - 1)$ 



FIGURE 4. Non-Inverting Amplifier Configuration

When driven from a  $0\Omega$  source, such as the output of an op amp, the non-inverting input of the LMH6629 should be isolated with at least a  $25\Omega$  series resistor.

non-inverting input equal in value to the resistance seen by the inverting input ( $R_f || (R_g + R_s)$ ).  $R_b$  should to be no less than 25 $\Omega$  for optimum LMH6629 performance. A shunt capacitor (not shown) can minimize the additional noise of  $R_b$ .

As seen in *Figure 5*, bias current cancellation is accomplished for the inverting configuration by placing a resistor ( $R_h$ ) on the



www.national.com

#### TOTAL INPUT NOISE vs. SOURCE RESISTANCE

To determine maximum signal-to-noise ratios from the LMH6629, an understanding of the interaction between the amplifier's intrinsic noise sources and the noise arising from its external resistors is necessary. *Figure 6* describes the

noise model for the non-inverting amplifier configuration showing all noise sources. In addition to the intrinsic input voltage noise ( $e_n$ ) and current noise ( $i_n = i_n^+ = i_n^-$ ) source, there is also thermal voltage noise ( $e_t = \sqrt{(4KTR)}$ ) associated with each of the external resistors.



FIGURE 6. Non-Inverting Amplifier Noise Model

(2)

*Equation 1* provides the general form for total equivalent input voltage noise density  $(e_{ni})$ .

$$e_{ni} = \sqrt{e_n^2 + (i_{n+}R_{Seq})^2 + 4kTR_{Seq} + (i_{n-}(R_f||R_g))^2 + 4kT(R_f||R_g)}$$
  
Equation 1: General Noise Equation

Equation 1: General Noise Equation (1) Equation 2 is a simplification of Equation 1 that assumes  $R_f \parallel R_g = R_{seq}$  for bias current cancellation:

$$e_{ni} = \sqrt{e_n^2 + 2(i_n R_{Seq})^2 + 4kT(2R_{Seq})}$$
  
Equation 2: Noise Equation with  
Bell B<sub>2</sub> = B<sub>1</sub>...

*Figure 7* schematically shows  $e_{ni}$  alongside  $V_{IN}$  (the portion of  $V_S$  source which reaches the non-inverting input of *Figure 4*) and external components affecting gain ( $A_v$ = 1 +  $R_f$  /  $R_g$ ), all connected to an ideal noiseless amplifier.



FIGURE 7. Non-Inverting Amplifier Equivalent Noise Source Schematic

*Figure 8* illustrates the equivalent noise model using this assumption. *Figure 9* is a plot of  $e_{ni}$  against equivalent source resistance ( $R_{seq}$ ) with all of the contributing voltage noise source of *Equation 2*. This plot gives the expected  $e_{ni}$  for a given ( $R_{seq}$ ) which assumes  $R_f IIR_g = R_{seq}$  for bias current cancellation. The total equivalent output voltage noise ( $e_{no}$ ) is  $e_{ni}^*A_V$ .



FIGURE 8. Noise Model with  $R_f ||R_a = R_{sea}$ 

As seen in *Figure 9*,  $e_{ni}$  is dominated by the intrinsic voltage noise ( $e_n$ ) of the amplifier for equivalent source resistances below 15 $\Omega$ . Between 15 $\Omega$  and 2.5 k $\Omega$ ,  $e_{ni}$  is dominated by the thermal noise ( $e_t = \sqrt{4kT(2R_{seq})}$ ) of the equivalent source resistance  $R_{seq}$ ; incidentally, this is the range of  $R_{seq}$  values where the LMH6629 has the best (lowest) Noise Figure (NF) for the case where  $R_{seq} = R_f \parallel R_g$ .

Above 2.5 kΩ,  $e_{ni}$  is dominated by the amplifier's current noise  $(i_n = \sqrt{(2)} i_n R_{seq})$ . When  $R_{seq} = 190\Omega$  (i.e.,  $R_{seq} = e_n / \sqrt{(2)} i_n$ ), the contribution from voltage noise and current noise of LMH6629 is equal. For example, configured with a gain of +10V/V giving a -3dB of 825 MHz and driven from  $R_{seq} = R_f ||R_G = 20\Omega (e_{ni} = 1.07 \, nV \sqrt{Hz}$  from *Figure 9*), the LMH6629 produces a total equivalent output noise voltage  $(e_{ni} * 10 \, V/V * \sqrt{(1.57 * 825 \, MHz)})$  of 385  $\mu V_{rms}$ .

LMH6629



FIGURE 9. Voltage Noise Density vs. Source Resistance

If bias current cancellation is not a requirement, then  $R_f \parallel R_g$ need not equal  $R_{seq}$ . In this case, according to *Equation 1*,  $R_f \parallel R_g$  should be as low as possible to minimize noise. Results similar to *Equation 1* are obtained for the inverting configuration of *Figure 5* if  $R_{seq}$  is replaced by  $R_b$  and  $R_g$  is replaced by  $R_g + R_s$ . With these substitutions, *Equation 1* will yield an  $e_{ni}$ referred to the non-inverting input. Referring  $e_{ni}$  to the inverting input is easily accomplished by multiplying  $e_{ni}$  by the ratio of non-inverting to inverting gains  $(1+R_n/R_f)$ .

#### **NOISE FIGURE**

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

NF = 10LOG 
$$\left\{ \frac{S_i / N_i}{S_0 / N_0} \right\}$$
 = 10LOG  $\left\{ \frac{e_{ni}^2}{e_t^2} \right\}$ 

#### **Equation 3: General Noise Figure Equation**

(3)

(4)

Looking at the two parts of the NF expression (inside the log function) yields:

 $S_i/S_o \rightarrow$  Inverse of the power gain provided by the amplifier  $N_o/N_i \rightarrow$  Total output noise power, including the contribution of  $R_S$ , divided by the noise power at the input due to  $R_S$ 

To simplify this, consider  $N_{a}$  as the noise power added by the amplifier (reflected to its input port):

 $S_i/S_o \rightarrow 1/G$ 

$$N_o/N_i \rightarrow G^* (N_i + N_a) / N_i$$
 (where  $G^*(N_i + N_a) = N_o$ )

Substituting these two expressions into the NF expression:

NF = 10 log 
$$\left[\frac{1}{G}\left(\frac{G(N_i + N_a)}{N_i}\right)\right]$$
 = 10 log  $\left(1 + \frac{N_a}{N_i}\right)$ 

#### Equation 4: Simplified Noise Figure Equation

The noise figure expression has simplified to depend only on the ratio of the noise power added by the amplifier at its input (considering the source resistor to be in place but noiseless in getting  $N_a$ ) to the noise power delivered by the source resistor (considering all amplifier elements to be in place but noiseless in getting  $N_i$ ).

For a given amplifier with a desired closed loop gain, to minimize noise figure:

• Minimize R<sub>f</sub>llR<sub>a</sub>

Choose the Optimum R<sub>s</sub> (R<sub>OPT</sub>)<sup>www.DataSheet4U.com</sup>

 $R_{OPT}$  is the point at which the NF curve reaches a minimum and is approximated by:

Figure 10 is a plot of NF vs R<sub>S</sub> with the circuit of Figure 4 (R<sub>f</sub> = 240 $\Omega$ , A<sub>V</sub> = +10V/V). The NF curves for both Unterminated (R<sub>T</sub> = open) and Terminated systems (R<sub>T</sub> = R<sub>S</sub>) are shown. Table 1 indicates NF for various source resistances including R<sub>S</sub> = R<sub>OPT</sub>.



FIGURE 10. Noise Figure vs. Source Resistance

TABLE 1. Noise Figure for Various R<sub>s</sub>

R <sub>S</sub> (Ω)	NF (Terminated) (dB)	NF (Unterminated) (dB)
50	7.96	3.18
R <sub>OPT</sub>	4.13	1.12
	(R <sub>OPT</sub> = 750Ω)	(R <sub>OPT</sub> = 350Ω)

#### SINGLE SUPPLY OPERATION

The LMH6629 can be operated with single power supply as shown in *Figure 11*. Both the input and output are capacitively coupled to set the DC operating point.



FIGURE 11. Single Supply Operation

#### LOW-NOISE TRANSIMPEDANCE AMPLIFIER

*Figure 12* implements a high speed, single supply, low-noise Transimpedance amplifier commonly used with photodiodes. The transimpedance gain is set by  $R_{F}$ .



#### FIGURE 12. 200MHz Transimpedance Amplifier Configuration

*Figure 13* shows the Noise Gain (NG) and transfer function (I-V Gain). As with most Transimpedance amplifiers, it is required to compensate for the additional phase lag (Noise Gain zero at  $f_Z$ ) created by the total input capacitance ( $C_D$  (diode capacitance) +  $C_{CM}$  (LMH6629 input capacitance) ) looking into  $R_F$ ; this is accomplished by placing  $C_F$  across  $R_F$  to create enough phase lead (Noise Gain pole at  $f_P$ ) to stabilize the loop.





The optimum value of  $C_F$  is given by *Equation 5* resulting in the I-V -3dB bandwidth shown in *Equation 6*, or around 200MHz in this case (assuming GBWP= 4GHz with COMP pin = HI). This  $C_F$  value is a "starting point" and  $C_F$  needs to be tuned for the particular application as it is often less than 1pF and thus is easily affected by board parasitics, etc. For maximum speed, the LMH6629 COMP pin should be HI.

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi (GBWP)R_{F}}}$$

Equation 5: Optimum C<sub>F</sub> Value

$$f_{-3 dB} \cong \sqrt{\frac{GBWP}{2\pi R_F C_{IN}}}$$

#### Equation 6: Resulting -3dB Bandwidth (6)

*Equation 7* provides the total input current noise density  $(i_{ni})$  equation for the basic Transimpedance configuration and is plotted against feedback resistance  $(R_F)$  showing all contributing noise sources in *Figure 14*. The plot indicates the expected total equivalent input current noise density  $(i_{ni})$  for a given feedback resistance  $(R_F)$ . This is depicted in the schematic of *Figure 15* where total equivalent current noise density  $(i_{ni})$  is shown at the input of a noiseless amplifier and noiseless feedback resistor  $(R_F)$ . The total equivalent output voltage noise density  $(e_{no})$  is  $i_{ni} * R_F$ .



FIGURE 14. Current Noise Density vs. Feedback Resistance

$$i_{ni} = \sqrt{i_n^2 + \left(\frac{e_n}{R_f}\right)^2 + \frac{4kT}{R_f}}$$

Equation 7: Noise Equation for Transimpedance Amplifier LMH6629

(5)

(7)



#### FIGURE 15. Transimpedance Amplifier Equivalent Input Source Model

From Figure 14, it is clear that with LMH6629's extremely low noise characteristics, for  $R_{r} < 2.5 k\Omega$ , the noise performance is entirely dominated by R<sub>E</sub> thermal noise. Only above this R<sub>F</sub> threshold, LMH6629's input noise current (i<sub>n</sub>) starts being a factor and at no R<sub>F</sub> setting does the LMH6629 input noise voltage play a significant role. This noise analysis has ignored the possible noise gain increase, due to photo-diode capacitance, at higher frequencies.

#### LOW-NOISE INTEGRATOR

The LMH6629 implement a deBoo integrator shown in Figure 16. Positive feedback maintains integration linearity. The LMH6629's low input offset voltage and matched inputs allow bias current cancellation and provide for very precise integration. Keeping R<sub>G</sub> and R<sub>S</sub> low helps maintain dynamic stability.



FIGURE 16. Noise Integrator

#### **HIGH-GAIN SALLEN-KEY ACTIVE FILTERS**

The LMH6629 is well suited for high-gain Sallen-Key type of active filters. Figure 17 shows the 2nd order Sallen-Key lowpass filter topology. Using component predistortion methods discussed in OA-21 enables the proper selection of components for these high-frequency filters.



30068036

#### FIGURE 17. Low Pass Sallen-Key Active Filter Topology

#### LOW-NOISE MAGNETIC MEDIA EQUALIZER

The LMH6629 implement a high-performance low-noise equalizer for such application as magnetic tape channels as shown in Figure 18. The circuit combines an integrator (used to limit noise) with a bandpass filter (used to boost the response centered at a frequency or over a band of interest) to produce the low noise equalization. The circuit's simulated frequency response is illustrated in Figure 19.

In this circuit, the bandpass filter center frequency is set by

$$f_{\rm C} = \frac{1}{2\pi\sqrt{\rm LC}}$$

For higher selectivity, use high C values; for wider bandwidth, use high L values, while keeping the product of L and C values the same to keep fc intact. The integrator's -3dB roll-off is set by

 $\frac{1}{2\pi C_1(R_1 + R)}$ 

$$\frac{1}{2\pi C_1 R_1} < < f_C$$

the integrator and the bandpass filter frequency interaction is minimized so that the operating frequencies of each can be set independently. Lowering the value of R2 increases the bandpass gain (boost) without affecting the integrator frequencies. With the LMH6629's wide Gain Bandwidth (4GHz), the center frequency could be adjusted higher without worries about loop gain limitation. This increases flexibility in tuning the circuit.



FIGURE 18. Low-Noise Magnetic Media Equalizer



FIGURE 19. Equalizer Frequency Response

#### LAYOUT CONSIDERATIONS

National Semiconductor suggests the copper patterns on the evaluation board(s) for this product. These board(s) are also useful as an aid in device testing and characterization. As is the case with all high-speed amplifiers, accepted-practice RF design technique on the PCB layout is mandatory. Generally, a good high frequency layout exhibits a separation of power supply and ground traces from the inverting input and output pins. Parasitic capacitances between these nodes and ground may cause frequency response peaking and possible

circuit oscillations (see Application Note OA-15 for more information). Use high-quality chip capacitors with values in the range of 1000 pF to 0.1F for power supply bypassing. One terminal of each chip capacitor is connected to the ground plane and the other terminal is connected to a point that is as close as possible to each supply pin as allowed by the manufacturer's design rules. In addition, connect a tantalum capacitor with a value between 4.7  $\mu$ F and 10  $\mu$ F in parallel with the chip capacitor.

Signal lines connecting the feedback and gain resistors should be as short as possible to minimize inductance and microstrip line effect. Place input and output termination resistors as close as possible to the input/output pins. Traces greater than 1 inch in length should be impedance matched to the corresponding load termination.

Symmetry between the positive and negative paths in the layout of differential circuitry should be maintained to minimize the imbalance of amplitude and phase of the differential signal.

Component value selection is another important parameter in working with high-speed/high-performance amplifiers. Choosing external resistors that are large in value compared to the value of other critical components will affect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These parasitic capacitors could either be inherent to the device or be a by-product of the board layout and component placement. Moreover, a large resistor will also add more thermal noise to the signal path. Either way, keeping the resistor values low will diminish this interaction. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation and high distortion.



www.DataSheet4U.com

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com