National Semiconductor

# LMK03000/LMK03000C/LMK03001/LMK03001C Precision Clock Conditioner with Integrated VCO

# **General Description**

The LMK03000/LMK03000C/LMK03001/LMK03001C precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, three LVDS, and five LVPECL clock output distribution blocks.

The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through an Input Divider to feed the various clock distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioners come in a 48-pin LLP package and are footprint compatible with other clocking devices in the same family.

# Features

- Integrated VCO and Integer-N PLL
- Two performance grades (12 kHz to 20 MHz)
  - LMK03000/LMK03001: Less than 800 fs RMS
  - LMK03000C/LMK03001C: Less than 400 fs RMS

**ADVANCE INFORMATION** 


November 2006

- Two VCO frequency plans
  - LMK03000/LMK03000C: 1185 to 1296 MHz
- ---- LMK03001/LMK03001C: 1470 to 1570 MHz
- Clock output frequency range of 1 to 785 MHz
- 3 LVDS and 5 LVPECL clock outputs
- Partially integrated loop filter
- Dedicated divider and delay blocks on each clock output
- Pin compatible family of clocking devices
- 3.15 to 3.45 V operation
- Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)


# **Target Applications**

- Data Converter Clocking
- SONET/SDH, DSLAM
- Networking
- Wireless Infrastructure
- Medical
- Test and Measurement
- Military / Aerospace





# **Connection Diagram**



# **Pin Descriptions**

Pin #	Pin Name	I/O	Description
1, 25	GND	-	Ground
2	Fout	0	Internal VCO Frequency Output
3, 8, 13, 16, 19, 22, 26, 30, 31, 33, 37, 40, 43, 46	Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, Vcc8, Vcc9, Vcc10, Vcc11, Vcc12, Vcc13, Vcc14		Power Supply
4	CLKuWire	I	MICROWIRE Clock Input
5	DATAuWire	Ι	MICROWIRE Data Input
6	LEuWire	Ι	MICROWIRE Latch Enable Input
7, 34, 35	NC	-	No Connection to these pins
9, 10	LDObyp1, LDObyp2	-	LDO Bypass
11	GOE	Ι	Global Output Enable
12	LD	0	Lock Detect and Test Output
14, 15	CLKout0, CLKout0*	0	LVDS Clock Output 0
17, 18	CLKout1, CLKout1*	0	LVDS Clock Output 1
20, 21	CLKout2, CLKout2*	0	LVDS Clock Output 2
23, 24	CLKout3, CLKout3*	0	LVPECL Clock Output 3
27	SYNC*	Ι	Global Clock Output Synchronization
28, 29	OSCin, OSCin*	Ι	Oscillator Clock Input; Must be AC coupled
32	CPout	0	Charge Pump Output
36	Bias	Ι	Bias Bypass
38, 39	CLKout4, CLKout4*	0	LVPECL Clock Output 4
41, 42	CLKout5, CLKout5*	0	LVPECL Clock Output 5
44, 45	CLKout6, CLKout6*	0	LVPECL Clock Output 6
47, 48	CLKout7, CLKout7*	0	LVPECL Clock Output 7
DAP	DAP	-	Die Attach Pad is Ground

# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Power Supply Voltage	V <sub>CC</sub>	-0.3 to 3.6	V
Input Voltage	V <sub>IN</sub>	-0.3 to (V <sub>CC</sub> + 0.3)	V
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Lead Temperature (solder 4 s)	TL	+260	C°

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T <sub>A</sub>	-40	25	85	°C
Power Supply Voltage	V <sub>CC</sub>	3.15	3.3	3.45	V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only to the test conditions listed.

Note 2: This device is a high performance integrated circuit with ESD handling precautions. Handling of this device should only be done at ESD protected work stations. The device is rated to a HBM-ESD of >2 kV, a MM-ESD of >200 V, and a CDM-ESD of >1.2 kV.

# **Electrical Characteristics**

(Vcc = 3.3 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C; Differential Inputs/Outputs; except as specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		Current Consumption				
		Entire device with one LVPECL and one LVDS output operating at 765 MHz in bypass mode (CLKoutX_MUX = Bypass)		162		
I <sub>CC</sub>	Power Supply Current	Divider Circuitry (CLKoutX_DIV = 4) Each clock output		9		mA
		Delay Circuitry (CLKoutX_DLY = 2250 ps) Each clock output		10		
I <sub>cc</sub> PD	Power Down Current	POWERDOWN = 1		1		mA
		Reference Oscillator				
f <sub>OSCin</sub>	Reference Oscillator Input Frequency Range		1		200	MHz
SLEW <sub>OSCin</sub>	Reference Oscillator Input Slew Rate	(Note 3)	0.5			V/ns
V <sub>OSCin</sub>	Input voltage for OSCin and OSCin*	AC coupled; Single ended	0.2		1.6	Vpp
		PLL				
f <sub>COMP</sub>	Phase Detector Frequency				40	MHz
		V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 1x		100		
I <sub>SRCE</sub> CPout	Charge Pump Source Current	V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 4x		400		μA
SRCEOFOUL	Charge Fullip Source Culterit	V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 16x		1600		μΑ
		V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 32x		3200		]
		V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 1x		-100		
I <sub>SINK</sub> CPout	Charge Rump Sink Current	V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 4x	PLL_CP_GAIN = 4x -400			
SINKOFOUL	Charge Pump Sink Current	V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 16x -1600				μΑ
		V <sub>CPout</sub> = Vcc/2, PLL_CP_GAIN = 32x		-3200		

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units	
	1	PLL (Continued)					1	
I <sub>CPout</sub> TRI	Charge Pump TRI-STATE Current	0.5 V < V <sub>CPout</sub> < Vc	c - 0.5 V		2	10	nA	
I <sub>CPout</sub> %MIS	Magnitude of Charge Pump Sink vs. Source Current Mismatch	$V_{CPout} = Vcc / 2$ $T_A = 25^{\circ}C$			3		%	
I <sub>CPout</sub> VTUNE	Magnitude of Charge Pump Current vs. Charge Pump Voltage Variation	$0.5 V < V_{CPout} < V_{CPout}$ $T_A = 25^{\circ}C$	c - 0.5 V		4		%	
I <sub>CPout</sub> TEMP	Magnitude of Charge Pump Current vs. Temperature Variation				4		%	
PN10kHz	PLL 1/f Noise at 10 kHz Offset (Note 4)	PLL_CP_GAIN = 1			-117		- dBc/⊦	
	Normalized to 1 GHz Output Frequency	$PLL_CP_GAIN = 3$ $PLL_CP_GAIN = 1$			-122 -219			
PN1Hz	Normalized Phase Noise Contribution (Note 5)	PLL_CP_GAIN = 1			-219		dBc/H	
	(1010-0)	VCO	23		-224			
		LMK03000/LMK030	0000	1185		1296	1	
f <sub>Fout</sub>	VCO Tuning Range	LMK03001/LMK030		1470		1570	- MHz	
ΙΔΤ <sub>CL</sub> Ι	Allowable Temperature Drift for Continuous Lock	After programming R15 for lock, no changes to output configuration are permitted to guarantee continuos lock. (Note 6)				125	°C	
<b>n</b>	Outrast Descentes a 50 O las distincts has Fact	LMK03000/LMK030	000C; T <sub>A</sub> = 25 °C		3.3		d D m	
P <sub>Fout</sub>	Output Power to a 50 $\Omega$ load driven by Fout	LMK03001/LMK030		2.7		- dBn		
	K <sub>Vtune</sub> Fine Tuning Sensitivity (The lower sensitivity indicates the typical sensitivity at the lower end of the tuning range, the higher sensitivity at the higher end of the tuning range)		000C		7 to 9			
K <sub>Vtune</sub>			001C		9 to 11		MHz/	
L Faut		LMK03000/LMK030 12 kHz to 20 MHz b	-		< 800		fs	
J <sub>RMS</sub> Fout	Fout RMS Period Jitter	LMK03000C/LMK03001C 12 kHz to 20 MHz bandwidth			< 400		fs	
			1 kHz Offset		TBD			
		LMK03000C	10 kHz Offset		-91.4		]	
		f <sub>Fout</sub> = 1296 MHz	100 kHz Offset		-116.8		]	
		(Note 7)	1 MHz Offset		-137.8		]	
			10 MHz Offset		-156.9		]	
			1 kHz Offset		TBD			
		LMK03000C	10 kHz Offset		-93.5			
		f <sub>Fout</sub> = 1185 MHz	100 kHz Offset		-118.5			
		(Note 7)	1 MHz Offset		-139.4			
I (f)	Fout Single Side Band Phase Noise		10 MHz Offset		-158.4		dBc/ŀ	
L(f) <sub>Fout</sub>			1 kHz Offset		TBD			
		LMK03001C	10 kHz Offset		-89.6			
		f <sub>Fout</sub> = 1570 MHz	100 kHz Offset		-115.2		1	
		(Note 7)	1 MHz Offset		-136.5			
			10 MHz Offset		-156.0			
			1 kHz Offset		TBD		1	
		LMK03001C	10 kHz Offset		-91.6		1	
		f <sub>Fout</sub> = 1470 MHz	100 kHz Offset		-116.0		1	
		(Note 7)	1 MHz Offset		-137.9		1	
				-156.2				

Symbol	Parameter	Condit	Conditions			Max	Units
	Clock Distribution Section	(Note 8) - LVDS Clock Or	utputs (CLKout0 t	o CLKou	t2)		
		$R_L$ = 100 Ω Input Bus = 785	CLKoutX_MUX = Bypass CLKoutX_MUX		40		
Jitter <sub>ADD</sub>	Additive RMS Jitter (Note 8)	MHz Bandwidth = 12 kHz to 20 MHz	= Divided		150		fs
t <sub>skew</sub>	CLKoutX to CLKoutY	Equal loading and ic configuration $R_L = 100 \Omega$	entical channel	-30	±4	30	ps
V <sub>OD</sub>	Differential Output Voltage	R <sub>L</sub> = 100 Ω		250	350	450	mV
ΔV <sub>OD</sub>	Change in magnitude of V <sub>OD</sub> for complementary output states	R <sub>L</sub> = 100 Ω		-35		35	mV
V <sub>OS</sub>	Output Offset Voltage	R <sub>L</sub> = 100 Ω		1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Change in magnitude of V <sub>OS</sub> for complementary output states	R <sub>L</sub> = 100 Ω		-35		35	mV
I <sub>SA</sub> I <sub>SB</sub>	Clock Output Short Circuit Current single ended	Single ended output	s shorted to GND	-24		24	mA
I <sub>SAB</sub>	Clock Output Short Circuit Current differential	Complementary out	Complementary outputs tied together			12	mA
	Clock Distribution Section (	Note 8) - LVPECL Clock (	Outputs (CLKout3	to CLKo	ut7)		
		R <sub>L</sub> = 100 Ω Input Bus = 785	CLKoutX_MUX = Bypass		40		
Jitter <sub>ADD</sub>	Additive RMS Jitter (Note 8)	MHz Integration Bandwidth = 12 kHz to 20 MHz	CLKoutX_MUX = Divided CLKoutX_DIV = 4		150		fs
t <sub>SKEW</sub>	CLKoutX to CLKoutY	Equal loading and ic configuration Termination = 50 $\Omega$		-30	±3	30	ps
V <sub>OH</sub>	Output High Voltage				Vcc - 0.98		V
V <sub>OL</sub>	Output Low Voltage	Termination = 50	$\Omega$ to Vcc - 2 V		Vcc - 1.8		v
V <sub>OD</sub>	Differential Output Voltage	—		660	810	965	mV
UU		gital LVTTL Interfaces (No	ote 9)	•			
V <sub>IH</sub>	High-Level Input Voltage		· ·	2.0		Vcc	V
V <sub>IL</sub>	Low-Level Input Voltage					0.8	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = Vcc		-1.0		1.0	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0		-1.0		1.0	μA
V <sub>OH</sub>	High-Level Output Voltage	Ι <sub>ΟΗ</sub> = -500 μΑ		Vcc - 0.4			۷
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = -500 μA				0.4	V
		MICROWIRE Interfaces	(Note 10)			1	
V <sub>IH</sub>	High-Level Input Voltage			1.6		Vcc	V
V <sub>IL</sub>	Low-Level Input Voltage					0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = Vcc		-1.0		1.0	μA
I <sub>IL</sub>	Low-Level Input Current	$V_{IL} = 0$		-1.0		1.0	μA

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
	MICROWIRE Timing									
t <sub>cs</sub>	Data to Clock Set Up Time	See Data Input Timing	25			ns				
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	8			ns				
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	25			ns				
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	25			ns				
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	25			ns				
t <sub>CES</sub>	Enable to Clock Set Up Time	See Data Input Timing	25			ns				
t <sub>EWH</sub>	Enable Pulse Width High	See Data Input Timing	25			ns				

Note 3: For all frequencies the slew rate, SLEW<sub>OSCin</sub>, is measured between 20% and 80%. If only OSCin is being driven (OSCin\* AC grounded), the slew rate is half, 0.25 V/ns.

**Note 4:** A specification in modeling PLL in-band phase noise is the 1/f flicker noise,  $L_{PLL_flicker}(f)$ , which is dominant close to the carrier. Flicker noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz =  $L_{PLL_flicker}(10 \text{ kHz}) - 20\log(Fout / 1 \text{ GHz})$ , where  $L_{PLL_flicker}(f)$  is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure  $L_{PLL_flicker}(f)$  it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f).

**Note 5:** A specification in modeling PLL in-band phase noise is the Normalized Phase Noise Contribution,  $L_{PLL_{flat}}(f)$ , of the PLL and is defined as: PN1Hz =  $L_{PLL_{flat}}(f) - 20\log(N) - 10\log(Fcomp)$ .  $L_{PLL_{flat}}(f)$  is the single side band phase noise measured at an offset frequency, f, in a 1 Hz Bandwidth and Fcomp is the comparison frequency of the synthesizer.  $L_{PLL_{flat}}(f)$  contributes to the total noise, L(f). To measure  $L_{PLL_{flat}}(f)$  the offset frequency, f, must be chosen sufficiently smaller then the loop bandwidth of the PLL, and yet large enough to avoid a substantial noise contribution from the reference and flicker noise.

**Note 6:** Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction and stay in lock from the ambient temperature and programmed state at which the device was when register R15 was programmed. The action of programming the R15 register, even to the same value, activates a frequency calibration routine. This implies that the part will work over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reload the R15 register to ensure that it stays in lock. Regardless of what temperature the part was initially programmed at, the ambient temperature can never drift outside the range of -40 °C  $\leq T_A \leq$  85 °C without violating specifications. For this specification to be valid the programmed.


Note 7: VCO phase noise is measured assuming the VCO is the dominant noise source due to a 75 Hz loop bandwidth. Over frequency, the phase noise typically varies by 1 to 2 dB, with the worst case performance typically occurring at the highest frequency. Over temperature, the phase noise typically varies by 1 to 2 dB, assuming the part is not reloaded. Re-programming R15 will run the frequency calibration routine for optimum phase noise.

Note 8: The Clock Distribution Section includes all parts of the device except the PLL and VCO sections. Typical Additive Jitter specifications apply to the clock distribution section only and is in RMS form addition to the jitter from the VCO.

Note 9: Applies to GOE, LD, and SYNC\*.

Note 10: Applies to uWireCLK, uWireDATA, and uWireLE.


# Serial Data Timing Diagram



Data bits set on the DATA signal are clocked into a shift register, MSB first, on each rising edge of the CLK signal. On the rising edge of the LE signal, the data is sent from the shift register to the addressed register determined by the LSB bits. After the programming is complete the CLK, DATA, and LE signals should be returned to a low state.

# LMK03000/LMK03000C/LMK03001/LMK03001C

# **Charge Pump Current Specification Definitions**



I1 = Charge Pump Sink Current at  $V_{CPout} = Vcc - \Delta V$ 

I2 = Charge Pump Sink Current at  $V_{CPout} = Vcc/2$ 

I3 = Charge Pump Sink Current at  $V_{CPout} = \Delta V$ 

I4 = Charge Pump Source Current at V<sub>CPout</sub> = Vcc -  $\Delta V$ 

I5 = Charge Pump Source Current at  $V_{CPout} = Vcc/2$ 

I6 = Charge Pump Source Current at  $V_{CPout} = \Delta V$ 

 $\Delta V$  = Voltage offset from the positive and negative supply rails. Defined to be 0.5 V for this device.

Charge Pump Output Current Magnitude Variation vs. Charge Pump Output Voltage

$$I_{CPout} Vs V_{CPout} = \frac{|11| - |13|}{|11| + |13|} \times 100\%$$
$$= \frac{|14| - |16|}{|14| + |16|} \times 100\%$$
20211432

Charge Pump Sink Current vs. Charge Pump Output Source Current Mismatch

$$I_{CPout}$$
 Sink Vs  $I_{CPout}$  Source =  $\frac{|12| - |15|}{|12| + |15|} \times 100\%$ 

Charge Pump Output Current Magnitude Variation vs. Temperature

$$I_{CPout} Vs T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A}} = 25^{\circ}C}{|I_{2}||_{T_{A}} = 25^{\circ}C} \times 100\%$$
$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A}} = 25^{\circ}C}{|I_{5}||_{T_{A}} = 25^{\circ}C} \times 100\%$$

# **1.0 Functional Description**

The LMK03000/LMK03000C/LMK03001/LMK03001C precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, three LVDS, and five LVPECL clock output distribution blocks.

The LMK03000 and LMK03001 Standard Grade devices feature jitter performance of less than 800 fs RMS. The LMK03000C and LMK03001C Premium Grade devices each feature jitter performance of less than 400 fs RMS.

The devices include internal 3rd and 4th order poles to simplify loop filter design and improve spurious performance. The 1st and 2nd order poles are off-chip to provide flexibility for the design of various loop filter bandwidths.

Two VCO frequency plans are available for each performance grade. The LMK03000 and LMK03000C include a 1.24 GHz VCO. The LMK03001 and LMK03001C include a 1.52 GHz VCO. The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through an Input Divider to feed the various clock distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioners come in a 48-pin LLP package and are footprint compatible with other clocking devices in the same family.

### 1.1 BIAS PIN

To properly use the device, bypass Bias (pin 36) with a low leakage 1  $\mu F$  capacitor connected to Vcc. This is important for low noise performance.

### 1.2 LDO BYPASS

To properly use the device, bypass LDObyp1 (pin 9) with a 10  $\mu F$  capacitor and LDObyp2 (pin 10) with a 0.1  $\mu F$  capacitor.

### 1.3 OSCILLATOR INPUT PORT (OSCin, OSCin\*)

The purpose of OSCin is to provide the PLL with a reference signal. The OSCin port may be driven single endedly by AC grounding OSCin\* with a 0.1  $\mu$ F capacitor.

### 1.4 LOW NOISE, FULLY INTEGRATED VCO

The LMK03000/LMK03000C/LMK03001/LMK03001C devices contain a fully integrated VCO. In order for proper operation the VCO uses a frequency calibration algorithm. The frequency calibration algorithm is activated any time that the R15 register is programmed. Once R15 is programmed the temperature may not drift more than the maximum allowable drift for continuous lock,  $\Delta T_{CL}$ , or else the VCO is not guaranteed to stay in lock.

For the frequency calibration algorithm to work properly OS-Cin must be driven by a valid signal when R15 is programmed.

### 1.5 CLKout DELAYS

Each individual clock output includes a delay adjustment. Clock output delay registers (CLKoutX\_DLY) support a 150 ps step size and range from 0 to 2250 ps of total delay.

### 1.6 LVDS/LVPECL OUTPUTS


Each LVDS or LVPECL output may be disabled individually by programming the CLKoutX\_EN bits. All the outputs may be disabled simultaneously by pulling the GOE pin low or programming EN\_CLKout\_Global to 0.

### **1.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION**

The SYNC\* synchronizes the clock outputs. When SYNC\* is held in a logic low state, the outputs are also held in a logic low state. When SYNC\* goes high, the clock outputs are activated and will transition to a high state simultaneously.

SYNC\* must be held low for greater than one clock cycle of the Input Channel Bus. Once this low event has been registered, the outputs will not reflect the low state for four more cycles. Similarly once SYNC\* becomes high, the outputs will not simultaneously transition high until four more Input Channel Bus clock cycles have passed. See the timing diagram below for further detail.

### SYNC\* Timing Diagram



### **1.8 GLOBAL OUTPUT ENABLE AND LOCK DETECT**

Each clock output may be individually enabled. Each output enable control bit is gated with the Global Output Enable input pin (GOE) and the Global Output Enable bit (EN\_CLKout\_Global).

The GOE pin provides an internal pull-up. If it is unterminated externally, the clock output states are determined by the Clock Output Enable bits (CLKoutX\_EN).

All clock outputs can be disabled simultaneously if the GOE pin is pulled low by an external signal or EN\_CLKout\_Global is set to 0.

The Lock Detect (LD) signal can be connected to the GOE pin in which case all outputs are disabled automatically if the synthesizer is not locked.

# 2.0 General Programming Information

The LMK03000/LMK03000C/LMK03001/LMK03001C devices are programmed using sixteen 32-bit registers which control the device's operation. The registers consist of a data field and an address field. The last 4 register bits, ADDR[3:0] form the address field. The remaining 28 bits form the data field DATA[27:0].

During programming LE is low, serial data is clocked in on the rising edge of clock (MSB first). When LE goes high, data is transferred to the register bank selected by the address field. Only registers R0 to R7 and R13 to R15 need to be programmed for proper device operation.

For the frequency calibration algorithm to work properly OSCin must be driven by a valid signal when R15 is programmed.

LMK03000/LMK03000C/LMK03001/LMK03001C

0	AO	0	-	0	<del>.                                    </del>	0	<del>.                                    </del>	0	-
-	A1	0	0	-	<del>~</del>	0	0	-	<del>.</del>
N	A2	0	0	0	0		<del></del>		-
3	A3	0	0	0	0	0	0	0	0
4									
5		CLKout0_DLY [3:0]	CLKout1_DLY [3:0]	CLKout2_DLY [3:0]	⊐ ≺ ut3	≺ ut	⊡ ≺ ut	≺ ut	rt7
9		Kout0 [3:0]	Kout1_ [3:0]	Kout2 [3:0]	CLKout3 _DLY [3:0]	CLKout4 _DLY [3:0]	CLKout5 _DLY [3:0]	CLKout6 DLY [3:0]	CLKout7 DLY [3:0]
2		CL	CL	CL					
8									
6	1								
9	1								
11		CLKout0_DIV [7:0]	CLKout1_DIV [7:0]	CLKout2_DIV [7:0]	CLKout3_DIV [7:0]	CLKout4_DIV [7:0]	CLKout5_DIV [7:0]	CLKout6_DIV [7:0]	CLKout7_DIV [7:0]
12	1	.Kout0_ [7:0]	.Kout1_ [7:0]	.Kout2_ [7:0]	.Kout3_ [7:0]	.Kout4_	.Kout5_	.Kout6_ [7:0]	.Kout7_ [7:0]
13		5	ъ С	5	ъ	5	ъ С	5	C
14									
15									
16		CLKout0_EN	CLKout1_EN	CLKout2_EN	CLKout3_EN	CrKonit4_EN	CLKout5_EN	CLKout6_EN	N3_7iuoX.
3 17	Data [27:0]	CLKout0 _MUX [1:0]	CLKout1 _MUX [1:0]	CLKout2 MUX [1:0]	CLKout3 _MUX [1:0]	CLKout4 MUX [1:0]	CLKout5 _MUX [1:0]	CLKout6 MUX [1:0]	CLKout7 MUX [1:0]
18	Dat								
19	-	0	0	0	0	0	0	0	0
20	4	0	0	0	0	0	0	0	0
21	4	0	0	0	0	0	0	0	0
52		0	0	0	0	0	0	0	0
53		0	0	0	0	0	0	0	0
24		0	0	0	0	0	0	0	0
31         30         29         28         27         26         25         24         23         22         21         20         19         18         17         16         15         14         13	_	0	0	0	0	0	0	0	0
26	_	0	0	0	0	0	0	0	0
27	_	0	0	0	0	0	0	0	0
28	4	0	0	0	0	0	0	0	0
29	4	0	0	0	0	0	0	0	0
30		0	0	0	0	0	0	0	0
31	_	0	0	0	0	0	0	0	0
egister	ย	ВО	R1	R2	R3	R4	R5	R6	R7

Rise         Image: Signal Signa						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	-	0			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	-	0	-	-		
31       30       29       28       27       26       25       24       23       22       21       20       19       18       17       16       15       11       10       9       8       7       6       5       4         0       0       0       0       0       1       0       1       0       1       0       1       0 <th>7</th> <th>-</th> <th><del></del></th> <th><del></del></th>	7	-	<del></del>	<del></del>		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17:01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	e	0	-	-		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	4		0	0		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2	0_LF	0	ο		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	9		0	0		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	7		0	0		
31       30       29       28       27       26       25       24       23       22       21       20       19       18       17       16       15       14       13       12       11       10         0       0       0       0       0       1       0       1       0       1       0       1       10       12       11       10       12       11       10       12       11       10       10       10       1       0       1       0       1       0       1       10       1       10       1       10       1       10       1       10       1       10       1       10 <th>ø</th> <th></th> <th></th> <th></th>	ø					
31       30       29       28       27       26       25       24       23       22       21       20       19       18       17       16       15       14       13       12       11       10         0       0       0       0       0       1       0       1       0       1       0       1       10       12       11       10       12       11       10       12       11       10       10       10       1       0       1       0       1       0       1       10       1       10       1       10       1       10       1       10       1       10       1       10 <th>6</th> <th>CO_ 3_LF [2:0]</th> <th></th> <th></th>	6	CO_ 3_LF [2:0]				
31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16     15     14     13     12     11       0     0     0     0     0     1     0     1     0     1     0     1     16     15     14     13     12     11       0     0     0     0     1     0     1     0     1     0		> ~ -				
31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16     15     14       0     0     0     0     0     1     0     1     0     14     16     15     14       0     0     0     0     1     0     1     0     16     15     14       0     0     0     0     1     0     1     0     17     16     15     14       0     0     0     1     0     1     0     16     17     16     15     14       0     0     0     1     0     1     0     16     17     16     15     14       0     0     0     1     0     1     0     17     16     15     14       PLL     INUT_DIV     13:0]     13:0]     13:0]     13:0]     11:10     11:10       6AIN     53:0]     6AIN     13:0]     13:0]     13:0]     11:10     11:10	=					
31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16     15     14       0     0     0     0     0     1     0     1     0     14     16     15     14       0     0     0     0     1     0     1     0     16     15     14       0     0     0     0     1     0     1     0     17     16     15     14       0     0     0     1     0     1     0     16     17     16     15     14       0     0     0     1     0     1     0     16     17     16     15     14       0     0     0     1     0     1     0     17     16     15     14       PLL     INUT_DIV     13:0]     13:0]     13:0]     13:0]     11:10     11:10       6AIN     53:0]     6AIN     13:0]     13:0]     13:0]     11:10     11:10	12	2:0]				
31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16     15     14       0     0     0     0     0     1     0     1     0     14     16     15     14       0     0     0     0     1     0     1     0     16     15     14       0     0     0     0     1     0     1     0     16     16       0     0     0     0     1     0     1     0     17     16     15     14       0     0     0     1     0     1     0     1     0     16     17     16     15     14       0     0     0     1     0     1     0     11     17     16     15     14       0     0     0     1     0     1     0     10     17     16     15     14       0     0     0     0     1     0     1     0     17     16     15     14       0     0     0     0     0     0     0     0     10 <t< th=""><th>13</th><th>Š č <sup>–</sup></th><th>Ë E</th><th></th></t<>	13	Š č <sup>–</sup>	Ë E			
31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16     15       0     0     0     0     0     1     0     1     0     14     16     15       0     0     0     0     1     0     1     0     14     16     15       0     0     0     0     1     0     1     0     17     16     15       0     0     0     0     1     0     1     0     17     16     16       0     0     0     0     1     0     1     0     17     16     15       PLL_     NUUT_DIV     1     0     1     0     17     16     15       6AIN     6AIN     1     0     1     0     1     0     17.01       11:01     13:01     13:01     13:01     117.01     16     17     16	4		PLL_ [11:0			
31       30       29       28       27       26       25       24       23       22       21       20       19       18         0       0       0       0       0       1       0       23       22       21       20       19       18         0       0       0       0       1       0       1       0       13       14         0       0       0       0       1       0       1       0       14       14         PLL_       INPUT_DIV       0       0       0       1       0       14       14         CP_       INPUT_DIV       13:0]       13:0]       13:0]       13:0]       14       14	15					
31       30       29       28       27       26       25       24       23       22       21       20       19       18         0       0       0       0       0       1       0       1       10       13         0       0       0       0       1       0       1       0       13       14         0       0       0       0       1       0       1       0       0       16       17<	16			Z 🖵		
31       30       29       28       27       26       25       24       23       22       21       20       19       18         0       0       0       0       0       1       0       1       10       13         0       0       0       0       1       0       1       0       13       14         0       0       0       0       1       0       1       0       0       16       17<		REQ		PLL_ [17:0		
31 30 29 28 27 26 25 24 23 22 21 20 1 0 0 0 0 1 0 29 28 27 26 25 24 23 22 21 20 1 0 0 0 0 1 0 29 28 27 26 25 24 23 22 21 20 1 ENL, 0 1 0 0 1 1 0 2 22 21 20 1 ENL, 0 0 0 1 1 0 2 22 21 20 1 ENL, 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 1 1 0 0 28 21 20 1 ENL, 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 0 0 0 0 0 1 1 0 0 20 28 21 20 1 ENL, 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	∞	Cin_F				
31 30 29 28 27 26 25 24 23 22 21 0 0 0 0 0 1 -1 2 22 21 ENL- 0 0 0 0 0 -1 0 29 28 27 26 25 24 23 22 21 ENL- I - 0 0 0 -1 0 2 25 24 23 22 21 ENL- ENL- I - 0 0 0 0 0 0 -1 0 2 22 21 ENL- I - 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6	OSO				
31 30 29 28 27 26 25 24 23 22 21 0 0 0 0 0 1 -1 2 22 21 ENL- 0 0 0 0 0 -1 0 29 28 27 26 25 24 23 22 21 ENL- I - 0 0 0 -1 0 2 25 24 23 22 21 ENL- ENL- I - 0 0 0 0 0 0 -1 0 2 22 21 ENL- I - 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 1 -1 20 ENL- I - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0					
31 30 3 29 38 27 26 25 24 23 29 0 0 0 0 0 1 -1 22 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 23 25 24 25 24 23 25 24 23 25 24 25 25 24 25 25 24 25 25 24 25 25 24 25 25 24 25 25 24 25 25 25 25 25 25 25 25 25 25 25 25 25						
31 31 31 32 31 33 33 33 33 33 33 33 33 33		0	PLL_ MUX_ [3:0]			
0         0         0         31           31         30         30         30         32           31         30         0         0         26         27           1         0         0         0         28         27         26           1         1         1         0         0         28         27         26           1         1         1         1         0         0         28         27         26           1         1         1         1         0         0         28         27         26         27           1         1         1         1         0         0         0         26         27         26         26         26         26         26         26         27         26         26         26         26         26         26         26         26         26         26         26         26         27         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26<						
O         O         O         C <thc< th=""> <thc< th=""> <thc< th=""> <thc< th=""></thc<></thc<></thc<></thc<>			0			
31         30         31         30         32         33         33         33         33         33         33         33         33         33         33         33         33         33         33         33         33         33         33         33         34         30         33         33         34         36<						
33 33 33 33 33 33 33 33 33 33 33 33 33						
33 33 33 33 33 33 33 33 33 33 33 33 33				20		
33 33 33 33 33 33 33 33 33 33 33 33 33				UT_E [3:0]		
33 31 30 0 0 0 31 30 31						
GAL 0 0 31						
				1:0]		
Register						
	Register	R13	R14	R15		

### 2.2 REGISTER R0 to R7

Registers R0 through R7 control the eight clock output pins. Register R0 controls CLKout0, Register R1 controls CLKout1, and so on. Aside from this, the functions of these bits are identical. The X in CLKoutX\_MUX, CLKoutX\_DIV, CLKoutX\_DLY, and CLKoutX\_EN denote the actual clock output which may be from 0 to 7.

### 2.2.1 CLKoutX\_MUX[1:0] -- Clock Output Multiplexers

These bits control the Clock Output Multiplexer for each pin. Changing between the different modes changes the blocks in the signal path and therefore incurs a delay relative to the bypass mode. The different MUX modes and associated delays are listed below.

CLKoutX_MUX[1:0]	Mode	Added Delay Relative to Bypass Mode
0	Bypassed	0 ps
1	Divided	100 ps
2	Delayed	400 ps (In addition to the programmed delay)
3	Divided and Delayed	500 ps (In addition to the programmed delay)

### 2.2.2 CLKoutX\_DIV[7:0] -- Clock Output Dividers

These bits control the clock output divider value. In order for these dividers to be active, the respective CLKoutX\_MUX (See 2.2.1) bit must be set to either "Divided" or "Divided and Delayed" mode. After all the dividers are programed, the SYNC\* pin must be used to ensure that all edges of the clock output pins are aligned (See 1.7). The Clock Output Dividers follow the Input Divider so the final clock divide for an output is Input Divider x Clock Output Divider. By adding the divider block to the output path a fixed delay of approximately 100 ps is incurred.

The actual Clock Output Divide value is twice the binary value programmed as listed in the table below.

		Clock Output Divider value						
0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	4
0	0	0	0	0	0	1	1	6
0	0	0	0	0	1	0	0	8
0	0	0	0	0	1	0	1	10
						-		
1	1	1	1	1	1	1	1	510

### 2.2.3 CLKoutX\_DLY[3:0] -- Clock Output Delays

These bits control the delay stages for each clock output pin. In order for these delays to be active, the respective CLKoutX\_MUX (See 2.2.1) bit must be set to either "Delayed" or "Divided and Delayed" mode. By adding the delay block to the output path a fixed delay of approximately 400 ps is incurred in addition to the delay shown in the table below.

CLKoutX_DLY[3:0]	Delay (ps)
0	0
1	150
2	300
3	450
4	600
5	750
6	900
7	1050
8	1200
9	1350
10	1500
11	1650
12	1800
13	1950
14	2100
15	2250

### 2.2.4 CLKoutX\_EN bit -- Clock Output Enables

This bit controls whether each clock output is enabled or not. If the EN\_CLKout\_Global bit (See 2.4.4) is set to zero or if GOE pin is held low, all CLKoutX\_EN bit states will be ignored and all clock outputs will be disabled.

CLKoutX_EN bit	EN_CLKout_Global bit	GOE pin	Clock X Output State
Don't care	Don't care	0	Disabled
Don't care	0	Don't care	Disabled
0	Don't care	Don't care	Disabled
1	1	High	Enabled

### 2.3 REGISTER R13

### 2.3.1 VCO\_C3\_C4\_LF[3:0] -- Value for Internal Loop Filter Capacitors C3 and C4

These bits control the capacitor values for C3 and C4 in the internal loop filter.

VCO_C3_C4_LF[3:0]	Loop Filter	Capacitors			
	C3 (pF)	C4 (pF)			
0	0	10			
1	0	60			
2	50	10			
3	0	110			
4	50	110			
5	100	110			
6	0	160			
7	50	160			
8	100	10			
9	100	60			
10	150	110			
11	150	60			
12 to 15	Invalid				

### 2.3.2 VCO\_R3\_LF[2:0] -- Value for Internal Loop Filter Resistor R3

These bits control the R3 resistor value in the internal loop filter. The recommended setting for VCO\_R3\_LF[2:0] = 0 for optimum phase noise and jitter.

VCO_R3_LF[2:0]	R3 Value (kΩ)
0	Low (< 100 Ω)
1	10
2	20
3	30
4	40
5 to 7	Invalid

### 2.3.3 VCO\_R4\_LF[2:0] -- Value for Internal Loop Filter Resistor R4

These bits control the R4 resistor value in the internal loop filter. The recommended setting for VCO\_R4\_LF[2:0] = 0 for optimum phase noise and jitter.

VCO_R4_LF[2:0]	R4 Value (kΩ)
0	Low (< 100 Ω)
1	10
2	20
3	30
4	40
5 to 7	Invalid

### 2.3.4 OSCin\_FREQ[7:0] -- Oscillator Input Calibration Adjustment

These bits are to be programmed to the OSCin frequency. If the OSCin frequency is not an integral multiple of 1 MHz, then round to the closest value.

OSCin_FREQ[7:0]	OSCin Frequency
1	1 MHz
2	2 MHz
200	200 MHz
201 to 255	Invalid

### 2.4 REGISTER R14

### 2.4.1 PLL\_R[11:0] -- R Divider Value

These bits program the PLL R Divider and are programmed in binary fashion.

	PLL_R[11:0]										PLL R Divide Value	
0	0	0	0	0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	0	0	1	0	2
	-					-					-	
1	1	1	1	1	1	1	1	1	1	1	1	4095

### 2.4.2 PLL\_MUX[3:0] -- Multiplexer Control for LD Pin

These bits set the output mode of the LD pin. The table below lists several different modes.

PLL_MUX[3:0]	Output Type	LD Pin Function				
0	Hi-Z	Disabled				
1	Push-Pull	Logic High				
2	Push-Pull	Logic Low				
3	Push-Pull	Digital Lock Detect (Active High)				
4	Push-Pull	Digital Lock Detect (Active Low)				
5	Push-Pull	Analog Lock Detect				
6	Open Drain NMOS	Analog Lock Detect				
7	Open Drain PMOS	Analog Lock Detect				
8	Push-Pull	N Divider Output (Very Low Duty Cycle)				
9	Push-Pull	N Divider Output/2 (50% Duty Cycle)				
10	Push-Pull	R Divider Output (Very Low Duty Cycle)				
11	Push-Pull R Divider Output/2 (50% Duty Cycle)					
12 to 15		Invalid				

### 2.4.3 POWERDOWN bit -- Device Power Down

This bit can power down the device. Enabling this bit powers down the entire chip and all blocks, regardless of the state of any of the other bits or pins.

POWERDOWN bit	Mode
0	Normal Operation
1	Entire Chip Powered Down

### 2.4.4 EN\_CLKout\_Global bit -- Global Clock Output Enable

This bit overrides the individual CLKoutX\_EN bits (See 2.2.4). When this bit is set to 0, all clock outputs are disabled, regardless of the state of any of the other bits or pins.

EN_CLKout_Global bit	Clock Outputs				
0	All Disabled				
1	Normal Operation				

### 2.4.5 EN\_Fout bit -- Fout port enable

This bit enables the Fout pin.

EN_Fout bit	Fout Pin Status
0	Disabled
1	Enabled

### 2.5 Register R15

### 2.5.1 PLL\_N[17:0] -- PLL N Divider

These bits program the divide value for the PLL N Divider. The PLL N Divider follows the Input Divider and precedes the PLL phase detector. Since the Input Divider is also in the feedback path from the VCO to the PLL Phase Detector, the total N divide value,  $N_{Total}$ , is also influenced by the Input Divider value.  $N_{Total} = PLL N$  Divider \* Input Divider. The VCO frequency is calculated as,  $f_{VCO} = f_{OSCin}$  \* PLL N Divider \* Input Divider / R. Since the PLL N divider is a pure binary counter, there are no illegal divide values for PLL\_N[17:0].

	PLL_N[17:0]										PLL N Divider Value							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	262143

### 2.5.2 INPUT\_DIV[3:0] -- Input Divider

These bits program the divide value for the Input Divider. The Input Divider follows the VCO output and precedes the clock distribution blocks. Since the Input Divider is in the feedback path from the VCO to the PLL phase detector the Input Divider contributes to the total N divide value,  $N_{Total}$ .  $N_{Total}$  = PLL N Divider \* Input Divider. The Input Divider can not be bypassed. See 2.5.1 (PLL N Divider) for more information on setting the VCO frequency.

	INPUT_	Input Divider Value		
0	0	0	0	Invalid
0	0	0	1	Invalid
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	Invalid
1	1	1	1	Invalid

### 2.5.3 PLL\_CP\_GAIN[1:0] -- PLL Charge Pump Gain


These bits set the charge pump gain of the PLL.

PLL_CP_GAIN[1:0]	Charge Pump Gain		
0	1x		
1	4x		
2	16x		
3	32x		

# **3.0 Application Information**

### 3.1 System Level Diagram

The following shows the LMK300xx in a typical application. In this setup the clock may be multiplied, reconditioned, and redistributed. The first and second pole of the loop filter are external. The third and fourth poles are integrated.



### 3.2 Bias Pin


To properly use the device, bypass Bias (pin 36) with a low leakage 1 µF capacitor connected to Vcc. This is important for low noise performance.


### 3.3 LDO bypass

To properly use the device, bypass LDObyp1 (pin 9) with a 10 µF capacitor and LDObyp2 (pin 10) with a 0.1 µF capacitor.

### 3.4 Loop Filter

The internal charge pump is directly connected to the integrated loop filter components. The first and second pole of the loop filter are externally attached as shown in the diagram below. When the loop filter is designed, it must be stable over the entire frequency band, meaning that the changes in K<sub>Vtune</sub> from the low to high band specification will not make the loop filter unstable.





# **Ordering Information**

Order Number	Package Marking	Packing	VCO Version	Performance Grade	LVDS Outputs	LVPECL Outputs
LMK03000	K03000 I	1000 Unit Tape and Reel	1.24 GHz	800 fs	3	5
LMK03000X	K03000 I	4000 Unit Tape and Reel	1.24 GHz	800 fs	3	5
LMK03001	K03001 I	1000 Unit Tape and Reel	1.52 GHz	800 fs	3	5
LMK03001X	K03001 I	4000 Unit Tape and Reel	1.52 GHz	800 fs	3	5
LMK03000C	K03000CI	1000 Unit Tape and Reel	1.24 GHz	400 fs	3	5
LMK03000CX	K03000CI	4000 Unit Tape and Reel	1.24 GHz	400 fs	3	5
LMK03001C	K03001CI	1000 Unit Tape and Reel	1.52 GHz	400 fs	3	5
LMK03001CX	K03001CI	4000 Unit Tape and Reel	1.52 GHz	400 fs	3	5

# Notes

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2006 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560