

LMP1073KTFF 20V P-Channel Enhancement Mode MOSFETs

Features

- -20V/-0.5A, $R_{DS(ON)}$ =800m Ω @ V_{GS} =-4.5V
- -20V/-0.2A, R_{DS(ON)}=1100mΩ@V_{GS}=-2.5V
- -20V/-0.1A, R_{DS(ON)}=1800mΩ@V_{GS}=-1.8V
- Low Offset (Error) Voltage
- Low-Voltage Operation
- High-Speed Circuits
- ESD Protection
- DFN1006-3L package design

Product Description


LMP1073KTFF, P-Channel enhancement mode MOSFET, uses Advanced Trench Technology to

provide excellent RDS(ON), low gate charge. These devices are particularly suited for low voltage power management, such as smart phone and notebook computer, and low in-line power loss are needed in commercial industrial surface mount applications.

Applications

- Drivers , Relays, Solenoids, Lamps, Hammers
- Battery Operated Systems
- Power Supply Converter Circuits
- Load/Power Switching Smart Phones, Pagers

Pin Configuration





Ordering Information

Ordering Information					
Part Number	P/N	PKG code	Pb Free code	Package	Quantity
LMP1073KTFF	LMP1073K	TF	F	DFN1006-3L	-

Marking Information

Marking Information					
Part Marking	Part Number	LFC code			
3XWM	<u>3</u>	XWM			

Absolute Maximum Ratings

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit	
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±8	V
		T _A =25°C	-0.47	Α
Ι _D	Continuous Drain Current (T _J =150°C)	T _A =70°C	-0.38	, ,
I _{DM}	Pulsed Drain Current		-1.6	Α
Is	Continuous Source Current (Diode Conduction)		-0.3	Α
		T _A =25°C	0.27	W
PD	Power Dissipation	T _A =70°C	0.17	
R _{0JA}	Thermal Resistance Junction to ambient		463	°C/W
TJ	Operating Junction Temperature Range		-55 to +150	°C
T _{STG}	Storage Temperature Range		-55 to +150	°C

LMP1073KTFF 2



Electrical Characteristics

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Static	•		•	•	
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-20			V	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-0.3		-1.0		
Igss	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±10	uA	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-16V, V _{GS} =0V			-1	uA	
		V _{DS} =-20V, V _{GS} =0V, T _J =85°C			-30	<u> </u>	
R _{DS(on)}	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D =-0.5A		545	800	mΩ	
		V _{GS} =-2.5V, I _D =-0.2A		760	1100		
		V _{GS} =-1.8V, I _D =-0.1A		980	1800	_	
g FS	Forward Transconductance	V _{DS} =-10V, I _D =-0.3A		0.8		S	
V _{SD}	Diode Forward Voltage	I _S =-0.5A, V _{GS} =0V			-1.3	V	
		Dynamic	II.		II.	1	
Qg	Total Gate Charge	V _{DS} =-10V, V _{GS} =-4.5V,		0.62		nC	
Qgs	Gate-Source Charge	I _D =-0.25A		0.1			
Q _{gd}	Gate-Drain Charge			0.13			
Ciss	Input Capacitance	V _{DS} =-16V, V _{GS} =0V		59.8		pF	
Coss	Output Capacitance	f=1MHz		12.1			
Crss	Reverse Transfer Capacitance			6.4			
t _{d(on)}		V_{DD} =-10V, R_L =47 Ω ,		5.1		ns	
t _r	Turn-On Time	I _D ≡-0.2A		8.1			
$t_{d(off)}$		V_{GEN} =-4.5V, R_G =10 Ω		28.4			
t _f	Turn-Off Time			20.7			

LMP1073KTFF 3



Typical Performance Characteristics




Fig. 1 Typical Output Characteristics




Fig. 3 Typical On-Resistance vs. ID and VGS




Fig. 5 On-Resistance Variation with TJ




Fig. 2 Typical Transfer Characteristics




Fig. 4 Typical Drain-Source On-Resistance vs. ID and TA




Fig. 6 On-Resistance Variation with TJ



Typical Performance Characteristics(continue)




Fig. 7 Gate Threshold Variation vs. TA




Fig. 9 Typical Capacitance

Notice: The information in this document is subject to change without notice.




Fig. 8 Diode Forward Voltage vs. Current




Fig. 10 Typical Drain-Source Leakage Current vs. Drain-Source Voltage





Fig. 11 Transient Thermal Response



Package Dimension:



	Dimensions				
	Millimeters		Inches		
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.450	0.550	0.018	0.022	
A 1	0.000	0.050	0.000	0.002	
b	0.450	0.550	0.018	0.022	
b1	0.100	0.200	0.004	0.008	
С	0.120	0.180	0.005	0.007	
D	0.950	1.050	0.037	0.041	
E	0.550	0.650	0.022	0.026	
E1	0.150	0.250	0.006	0.010	
е	0.650 BSC		0.026 BSC		
L	0.200	0.300	0.008	0.012	
L1	0.050 REF		0.002 REF		



NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.

LMP1073KTFF