

#### LMP3335SF 30V P-Channel Enhancement Mode MOSFET

#### Features

- $R_{DS(ON)}=5m\Omega@V_{GS}=-10V$
- R<sub>DS(ON)</sub>=7.8mΩ@V<sub>GS</sub>=-4.5V
- Fast switching
- Suit for -4.5V Gate Drive Applications
- Green Device Available


#### **Product Description**

The P-Channel enhancement mode power field effect transistor is using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

This device is well suited for high efficiency fast switching applications.

#### Applications

- Motor Driver Applications
- POL Applications
- Load Switch
- LED Application



# Pin Configuration



## **Ordering Information**

Ordering Information						
Part Number	P/N	PKG code Pb Free code		Package	Quantity	
LMP3335SF	LMP3335	S	F	SOP-8	4000pcs	

### Marking Information

Marking Information					
Part Number	LFC code				
LMP3335SF					

### Absolute Maximum Ratings

(T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter Drain-Source Voltage		Typical	Unit
V <sub>DS</sub>			-30	V
V <sub>GS</sub>	Gate-Source Voltage		±20	V
1	Continuous Drain Current	T <sub>A</sub> =25℃	-20	Α
D		T <sub>A</sub> =70℃	-16	A
l <sub>DM</sub>	Pulsed Drain Current		-100	A
PD	Rower Dissinction	T <sub>A</sub> =25℃	3.1	W
	Power Dissipation	T <sub>A</sub> =70℃	2	V V
TJ	Operating Junction Temperature	-55 to +150	°C	
Т <sub>stg</sub>	Storage Temperature Range		-55 to +150	°C
D	Thermal Resistance, Junction to Ambient (t $\leq$ 10s)		40	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient (Steady State)		75	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		24	°C/W



LMP3335SF Rev. 1.0


### **Electrical Characteristics**

### (T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
-	Sta	tic characteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-30			V	
V <sub>GS (th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	-1.2		-2.5	V	
I <sub>GSS</sub>	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 25V$			±100	nA	
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V			-1	uA	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1A, V <sub>GS</sub> =0V			-1	V	
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A		4.5	5		
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-10A		6.3	7.8	- mΩ	
	Gate o	charge characteristics					
Qg	Total Gate Charge			150		nC	
$Q_{gs}$	Gate-Source Charge	$-V_{DD}$ =-15V, $V_{GS}$ =-10V,		24			
$Q_{gd}$	Gate-Drain Charge	I <sub>D</sub> =-10A		28			
	Dyna	amic characteristics					
C <sub>iss</sub>	Input Capacitance			7500		pF	
C <sub>oss</sub>	Output Capacitance			1200			
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz		940		1	
t <sub>d(on)</sub>	Turne On Time -	V <sub>DD</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>DS</sub> =-1A, R <sub>g</sub> =6Ω		25		ns	
tr	-Turn-On Time			35			
t <sub>d(off)</sub>				100			
t <sub>f</sub>	Turn-Off Time			50		7	



#### **Typical Performance Characteristics**





## Typical Performance Characteristics(continue)





Figure 7. Maximum Safe Operating Area










SOP-8

# **Package Dimension**





# **Recommended Land Pattern**



Dimensions						
Symbol	Millimeters		Inches			
	Min	Max	Min	Max		
Α	-	1.75	-	0.069		
A1	0.10	0.15	0.004	0.006		
A2	1.25	-	0.049	-		
b	0.31	0.51	0.012	0.020		
С	0.10	0.25	0.004	0.010		
D	4.70	5.10	0.185	0.201		
D1	1.50	-	0.059	-		
E	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
E2	1.00	-	0.039	-		
е	1.27 BSC		0.050 BSC			
L	0.40	1.27	0.016	0.050		
θ	0°	8°	0°	8°		

NOTE:

Dimensions are exclusive of Burrs, Mold Flash & Tie Bar extrusions.



### NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.