

**LMPDD0903DF 100V P-Channel MOSFET**
**Features**

- -100V/-10A,  $R_{DS(ON)} < 140m\Omega @ V_{GS} = -10V$
- $V_{GS}$  Guaranteed  $\pm 25V$
- Improved dv/dt capability
- Fast switching
- Green Device Available
- TO-252-2L package design

**Product Description**

These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to


minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are well suited for high efficiency fast switching applications.

**Applications**

- Networking
- Load Switch
- Led applications

**Pin Configuration**

LMPDD0903DF (TO-252-2L)	
	
PIN	Description
1	Gate
2	Drain
3	Source



**Ordering Information**

Ordering Information					
Part Number	P/N	PKG code	Pb Free code	Package	Quantity
LMPDD0903DF	LMPDD0903	D	F	TO-252-2L	2500

**Marking Information**

Marking Information		
Part Marking	Part Number	LFC code
DD0903 XWMMMM	DD0903	XWMMMM

**Absolute Maximum Ratings**

(T<sub>C</sub>=25°C Unless otherwise noted)







Symbol	Parameter		Typical	Unit
V <sub>DS</sub>	Drain-Source Voltage		-100	V
V <sub>GS</sub>	Gate –Source Voltage		±25	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> =25°C	-10	A
		T <sub>C</sub> =100°C	-6.5	
I <sub>DM</sub>	Pulsed Drain Current		-40	A
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> =25°C)		88	W
	Power Dissipation (Derate above 25°C)		0.59	W/°C
T <sub>J</sub>	Operating Junction Temperature Range		-55 to +150	°C
T <sub>STG</sub>	Storage Temperature Range		-55 to +150	°C
R <sub>θJA</sub>	Thermal Resistance-Junction to Ambient		62	°C/W
R <sub>θJC</sub>	Thermal Resistance-Junction to Case		1.7	°C/W

**Electrical Characteristics**

(T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-100			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	-1		-3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-100V, V <sub>GS</sub> =0V			-1	uA
		V <sub>DS</sub> =-80V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C			-10	
I <sub>S</sub>	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current			-10	A
I <sub>SM</sub>	Pulsed Source Current				-20	
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-6A		115	140	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3A		130	170	mΩ
V <sub>SD</sub>	Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A			-1.2	V
Dynamic						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =-50V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-6A		40.4	70	nC
Q <sub>gs</sub>	Gate-Source Charge			7.7	15	
Q <sub>gd</sub>	Gate-Drain Charge			6.6	13	
C <sub>iSS</sub>	Input Capacitance	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, f=1MHz		2250	3900	pF
C <sub>oss</sub>	Output Capacitance			130	250	
C <sub>rss</sub>	Reverse Transfer Capacitance			90	180	
t <sub>d(on)</sub>	Turn-On Time	V <sub>DD</sub> =-30V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω		27	54	ns
t <sub>r</sub>				12	24	
t <sub>d(off)</sub>	Turn-Off Time			150	300	
t <sub>f</sub>				45	90	
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		10		Ω

## Typical Performance Characteristics




**Fig.1 Continuous Drain Current vs.  $T_C$** 

**Fig.2 Normalized  $R_{DS(on)}$  vs.  $T_J$** 

**Fig.3 Normalized  $V_{th}$  vs.  $T_J$** 

**Fig.4 Gate Charge Waveform**

**Fig.5 Normalized Transient Impedance**

**Fig.6 Maximum Safe Operation Area**

## Typical Performance Characteristics(continue)



### LMPDD0903DF

Notice: The information in this document is subject to change without notice.

### Gate Charge Test Circuit & Waveform




### Resistive Switching Test Circuit & Waveforms



**Package Dimension:**

# TO-252-2L PLASTIC PACKAGE



## Dimensions

SYMBOL	Millimeters		Inches	
	MIN	MAX	MIN	MAX
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
B	1.350	1.650	0.053	0.065
b	0.500	0.700	0.020	0.028
b1	0.700	0.900	0.028	0.035
c	0.430	0.580	0.017	0.023
c1	0.430	0.580	0.017	0.023
D	6.350	6.650	0.250	0.262
D1	5.200	5.400	0.205	0.213
E	5.400	5.700	0.213	0.224
e	2.300 TYP		0.091 TYP	
e1	4.500	4.700	0.177	0.185
L	9.500	9.900	0.374	0.390
L1	2.550	2.900	0.100	0.114
L2	1.400	1.780	0.055	0.070
L3	0.600	0.900	0.024	0.035
V	3.800 REF		0.150 REF	

### NOTICE:

### LMPDD0903DF

Notice: The information in this document is subject to change without notice.

---

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.