

### LMR24220

# SIMPLE SWITCHER® 42Vin, 2.0A Step-Down Voltage Regulator in micro SMD

#### **Features**

- Input voltage range of 4.5V to 42V
- Output voltage range of 0.8V to 24V
- Output current up to 2.0A
- Integrated low R<sub>DS(ON)</sub> synchronous MOSFETs for high efficiency
- Up to 1 MHz switching frequency
- Low shutdown Iq, 25 µA typical
- Programmable soft-start
- No loop compensation required
- COT architecture with ERM
- 28 bump micro SMD (2.45 x 3.64 x 0.60 mm) packaging
- Fully enabled for WEBENCH®™ Power Designer


#### **Performance Benefits**

- Tiny overall solution reduces system cost
- Integrated synchronous MOSFETs provides high efficiency at low output voltages
- COT with ERM architecture requires no loop compensation, reduces component count, and provides ultra fast transient response
- Stable with low ESR capacitors


### **Applications**


- Point-of-Load Conversions from 5V, 12V and 24V Rails
- Space Constrained Applications
- Industrial Distributed Power Applications
- Power Meters

### **System Performance**



30167670







30167671

 ${\bf SIMPLE\ SWITCHER@\ is\ a\ registered\ trademark\ of\ National\ Semiconductor\ Corporation}$ 

# **Typical Application**



# **Connection Diagram**



28-ball micro SMD — Balls Facing Down NS Package Number TLC28VFA

# **Ordering Information**

Order Number	Package Type	NSC Package Drawing	Supplied As
LMR24220TL	28-ball micro SMD	TLC28VFA	250 Units on Tape and Reel
LMR24220TLX	28-ball micro SMD	TLC28VFA	1000 Units on Tape and Reel

# **Pin Descriptions**

Ball	Name	Description	Application Information	
A2, A3, B2, B3, C2, C3, D2, D3, D4	SW	Switching Node	Internally connected to the source of the main MOSFET and the drain of the Synchronous MOSI Connect to the inductor.	
A4, B4	VIN	Input supply voltage	Supply pin to the device. Nominal input range is 4 to 42V.	
C4	BST	Connection for bootstrap capacitor	Connect a 33 nF capacitor from the SW pin to this An internal diode charges the capacitor during the r MOSFET off-time.	
E3, E4, F1, F2, F3, G3	AGND	Analog Ground	Ground for all internal circuitry other than the PGN pin.	
G2	SS	Soft-start	An 8 µA internal current source charges an external capacitor to provide the soft- start function.	
G1	FB	Feedback	Internally connected to the regulation and over-voltage comparators. The regulation setting is 0.8V at this pin. Connect to feedback resistors.	
G4	EN	Enable	Connect a voltage higher than 1.26V to enable the regulator. Leaving this input open circuit will enable the device at internal UVLO level.	
F4	RON	On-time Control	An external resistor from the VIN pin to this pin sets to main MOSFET on-time.	
E1, E2	VCC	Start-up regulator Output	Nominally regulated to 6V. Connect a capacitor of n less than 680 nF between the VCC and AGND pins f stable operation.	
A1, B1, C1, D1	GND	Power Ground	Synchronous MOSFET source connection. Tie to a ground plane.	

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN, RON to AGND -0.3V to 43.5V SW to AGND -0.3V to 43.5V SW to AGND (Transient) -2V (< 100ns) VIN to SW -0.3V to 43.5V BST to SW -0.3V to 7V

All Other Inputs to AGND -0.3V to 7V

ESD Rating (*Note 2*)
Human Body Model

Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Junction Temperature (T<sub>,i</sub>)  $150^{\circ}\text{C}$ 

### **Operating Ratings** (Note 1)

Supply Voltage Range (VIN) 4.5V to 42V Junction Temperature Range ( $T_J$ )  $-40^{\circ}C$  to  $+125^{\circ}C$ 

Thermal Resistance (θ,IA) 28 ball

 $\mu SMD(Note 5)$  50°C/W

For soldering specifications: see product folder at www.national.com and www.national.com/ms/MS/MSSOLDERING. pdf

**Electrical Characteristics** Specifications with standard type are for  $T_J = 25^{\circ}\text{C}$  only; limits in **boldface type** apply over the full Operating Junction Temperature  $(T_J)$  range. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 18V$ ,  $V_{OUT} = 3.3V$ . (*Note 3*)

±2kV

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tart-Up Regulate	or, V <sub>CC</sub>					
V <sub>cc</sub>	V <sub>CC</sub> output voltage	C <sub>CC</sub> = 680nF, no load	5.0	6.0	7.2	V
V <sub>IN</sub> - V <sub>CC</sub>	V <sub>IN</sub> - V <sub>CC</sub> dropout voltage	I <sub>CC</sub> = 20mA		350		mV
I <sub>VCCL</sub>	V <sub>CC</sub> current limit (Note 4)	V <sub>CC</sub> = 0V	40	65		mA
V <sub>CC-UVLO</sub>	V <sub>CC</sub> under-voltage lockout threshold (UVLO)	V <sub>IN</sub> increasing	3.55	3.75	3.95	V
V <sub>CC-UVLO-HYS</sub>	V <sub>CC</sub> UVLO hysteresis	V <sub>IN</sub> decreasing – μSMD package		150		mV
t <sub>VCC-UVLO-D</sub>	V <sub>CC</sub> UVLO filter delay			3		μs
I <sub>IN</sub>	I <sub>IN</sub> operating current	No switching, V <sub>FB</sub> = 1V		0.7	1	mA
I <sub>IN-SD</sub>	I <sub>IN</sub> operating current, Device shutdown	$V_{EN} = 0V$		25	40	μA
witching Charac	teristics	•	<del>'</del>			
R <sub>DS-UP-ON</sub>	Main MOSFET R <sub>DS(on)</sub>			0.18	0.375	Ω
R <sub>DS- DN-ON</sub>	Syn. MOSFET R <sub>DS(on)</sub>			0.11	0.225	Ω
V <sub>G-UVLO</sub>	Gate drive voltage UVLO	V <sub>BST</sub> - V <sub>SW</sub> increasing		3.3	4.2	V
Soft-start	•	•	•			
I <sub>SS</sub>	SS pin source current	V <sub>SS</sub> = 0.5V		11		μΑ
Current Limit			· · · · · ·			
I <sub>CL</sub>	Syn. MOSFET current limit threshold	LMR24220	2.156	2.8	3.4	Α
N/OFF Timer						
t <sub>on</sub>	ON timer pulse width	$V_{IN} = 10V, R_{ON} = 100 \text{ k}\Omega$		1.38		μs
		$V_{IN} = 30V, R_{ON} = 100 \text{ k}\Omega$		0.47		
t <sub>on-MIN</sub>	ON timer minimum pulse width			150		ns
t <sub>off</sub>	OFF timer pulse width			260		ns
nable Input	•	•	•			
V <sub>EN</sub>	EN Pin input threshold	V <sub>EN</sub> rising	1.13	1.18	1.23	V
V <sub>EN-HYS</sub>	Enable threshold hysteresis	V <sub>EN</sub> falling		90		mV
	ver-Voltage Comparator		•		•	
V <sub>FB</sub>	In-regulation feedback voltage	V <sub>SS</sub> ≥ 0.8V	0.784	0.8	0.816	V
		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				
$V_{FB-OV}$	Feedback over-voltage threshold		0.888	0.920	0.945	V
I <sub>FB</sub>	FB pin current			5		nA

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
Thermal Shutdown							
T <sub>SD</sub>	Thermal shutdown temperature	T <sub>J</sub> rising		165		°C	
T <sub>SD-HYS</sub>	Thermal shutdown temperature	T <sub>J</sub> falling		20		°C	
	hysteresis						

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin.


Note 3: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).


Note 4: V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

Note 5:  $\theta_{JA}$  calculations were performed in general accordance with JEDEC standards JESD51–1 to JESD51–11.


### **Typical Performance Characteristics**


Unless otherwise speficified all curves are taken at  $V_{IN}$  = 18V with the configuration in the typical application circuit for  $V_{OUT}$  = 3.3V (*Figure 8*)  $T_A$  = 25°C.





V<sub>CC</sub> vs V<sub>IN</sub>





 $V_{FB}$  vs Temperature

0.85  $R_{ON} = 50 \text{ k}\Omega$   $L = 10 \text{ }\mu\text{H}$   $I_{LOAD} = 0.5\text{A}$ 0.775

0.775


0.75

-50

0

50

TEMPERATURE (°C)




3010700

www.national.com 6


30167608

# Efficiency vs Load Current (V<sub>OUT</sub> = 3.3V)




30167670

# $V_{OUT}$ Regulation vs Load Current ( $V_{OUT} = 3.3V$ )




30167671

## Efficiency vs Load Current




30167672

# $V_{OUT}$ Regulation vs Load Current $(V_{OUT} = 0.8V)$




30167673

#### Power Up (V<sub>OUT</sub> = 3.3V, 2A Loaded)




30167676

# Startup with Enable (V<sub>OUT</sub> = 3.3V, 2A Loaded)




30167614

# Shutdown Transient (V<sub>OUT</sub> = 3.3V, 2A Loaded)



30167615


# Continuous Mode Operation (V<sub>OUT</sub> = 3.3V, 2A Loaded)



TIME (2 µs/DIV)


30167616

# Discontinuous Mode Operation (V<sub>OUT</sub> = 3.3V, 0.050A Loaded)



TIME (5 μs/DIV)


DCM to CCM Transition ( $V_{OUT} = 3.3V, 0.50A - 2A Load$ )



TIME (50 μs/DIV)

30167618

# Load Transient (V<sub>OUT</sub> = 3.3V, 0.20A - 2A Load,)




TIME (500 µs/DIV)

30167619

30167617

# **Simplified Functional Block Diagram**



#### **Functional Description**

The LMR24220 Step Down Switching Regulator features all required functions to implement a cost effective, efficient buck power converter capable of supplying 2A to a load. It contains Dual N-Channel main and synchronous MOSFETs. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response and simple circuit implementation. The regulator can function properly even with an all ceramic output capacitor network, and does not rely on the output capacitor's ESR for stability. The operating frequency remains constant with line variations due to the inverse relationship between the input voltage and the on-time. The valley current limit detection circuit, with the limit set internally at 2.8A, inhibits the main MOSFET until the inductor current level subsides.

The LMR24220 can be applied in numerous applications and can operate efficiently for inputs as high as 42V. Protection features include output over-voltage protection, thermal shutdown,  $V_{\rm CC}$  under-voltage lock-out and gate drive under-voltage lock-out. The LMR24220 is available in a small micro SMD chip scale package.

#### **COT Control Circuit Overview**

COT control is based on a comparator and a one-shot ontimer, with the output voltage feedback (feeding to the FB pin) compared with an internal reference of 0.8V. If the voltage of the FB pin is below the reference, the main MOSFET is turned on for a fixed on-time determined by a programming resistor  $R_{\text{ON}}$  and the input voltage  $V_{\text{IN}}$ , upon which the on-time varies inversely. Following the on-time, the main MOSFET remains off for a minimum of 260 ns. Then, if the voltage of the FB pin is below the reference, the main MOSFET is turned on again for another on-time period. The switching will continue to achieve regulation.

The regulator will operate in the discontinuous conduction mode (DCM) at a light load, and the continuous conduction mode (CCM) with a heavy load. In the DCM, the current through the inductor starts at zero and ramps up to a peak during the on-time, and then ramps back to zero before the end of the off-time. It remains zero and the load current is supplied entirely by the output capacitor. The next on-time period starts when the voltage at the FB pin falls below the internal reference. The operating frequency in the DCM is lower and varies larger with the load current as compared with the CCM. Conversion efficiency is maintained since conduction loss and switching loss are reduced with the reduction in the load and the switching frequency respectively. The operating frequency in the DCM can be calculated approximately as follows:

$$f_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^{2}}$$
(1)

In the continuous conduction mode (CCM), the current flows through the inductor in the entire switching cycle, and never reaches zero during the off-time. The operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$f_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}}$$
 (2)

The output voltage is set by two external resistors  $R_{\text{FB1}}$  and  $R_{\text{FB2}}$ . The regulated output voltage is

$$V_{OUT} = 0.8V \times (R_{FB1} + R_{FB2})/R_{FB2}$$
 (3)

### **Startup Regulator (V<sub>CC</sub>)**

A startup regulator is integrated within the LMR24220. The input pin VIN can be connected directly to a line voltage up to 42V. The  $\rm V_{CC}$  output regulates at 6V, and is current limited to 65 mA. Upon power up, the regulator sources current into an external capacitor  $\rm C_{VCC}$ , which is connected to the VCC pin. For stability,  $\rm C_{VCC}$  must be at least 680 nF. When the voltage on the VCC pin is higher than the under-voltage lock-out (UV-LO) threshold of 3.75V, the main MOSFET is enabled and the SS pin is released to allow the soft-start capacitor  $\rm C_{SS}$  to charge.

The minimum input voltage is determined by the dropout voltage of the regulator and the  $V_{CC}$  UVLO falling threshold ( $\approxeq 3.7 \text{V}).$  If  $V_{\text{IN}}$  is less than  $\approxeq 4.0 \text{V}$ , the regulator shuts off and  $V_{CC}$  goes to zero.

#### **Regulation Comparator**

The feedback voltage at the FB pin is compared to a 0.8V internal reference. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at the FB pin falls below 0.8V. The main MOSFET stays on for the on-time, causing the output voltage and consequently the voltage of the FB pin to rise above 0.8V. After the on-time period, the main MOSFET stays off until the voltage of the FB pin falls below 0.8V again. Bias current at the FB pin is nominally 5 nA.

#### **Zero Coil Current Detect**

The current of the synchronous MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next on-time. This circuit enables the DCM operation, which improves the efficiency at a light load.

### **Over-Voltage Comparator**

The voltage at the FB pin is compared to a 0.92V internal reference. If it rises above 0.92V, the on-time is immediately terminated. This condition is known as over-voltage protection (OVP). It can occur if the input voltage or the output load changes suddenly. Once the OVP is activated, the main MOSFET remains off until the voltage at the FB pin falls below 0.92V. The synchronous MOSFET will stay on to discharge the inductor until the inductor current reduces to zero, and then switches off.

### **ON-Time Timer, Shutdown**

The on-time of the LMR24220 main MOSFET is determined by the resistor  $R_{\text{ON}}$  and the input voltage  $V_{\text{IN}}$ . It is calculated as follows:

$$t_{\rm on} = \frac{1.3 \times 10^{-10} \times R_{\rm ON}}{V_{\rm IN}}$$
 (4)

The inverse relationship of  $t_{on}$  and  $V_{IN}$  gives a nearly constant frequency as  $V_{IN}$  is varied.  $R_{ON}$  should be selected such that the on-time at maximum  $V_{IN}$  is greater than 150 ns. The ontimer has a limiter to ensure a minimum of 150 ns for  $t_{on}$ . This limits the maximum operating frequency, which is governed by the following equation:

$$f_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 150 \text{ ns}}$$
 (5)

The LMR24220 can be remotely shutdown by pulling the voltage of the EN pin below 1V. In this shutdown mode, the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume because the EN pin is internally pulled up.




FIGURE 1. Shutdown Implementation

#### **Current Limit**

Current limit detection is carried out during the off-time by monitoring the re-circulating current through the synchronous MOSFET. Referring to the Functional Block Diagram, when the main MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.8A, the current limit comparator toggles, and as a result disabling the start of the next on-time period. The next switching cycle starts when the recirculating current falls back below 2.8A (and the voltage at the FB pin is below 0.8V). The inductor current is monitored during the on-time of the synchronous MOSFET. As long as the inductor current exceeds 2.8A, the main MOSFET will remain inhibited to achieve current limit. The operating frequency is lower during current limit due to a longer off-time.

Figure 2 illustrates an inductor current waveform. On average, the output current  $I_{OUT}$  is the same as the inductor current  $I_L$ , which is the average of the rippled inductor current. In case of current limit (the current limit portion of Figure 2), the next on-time will not initiate until the current drops below 2.8 (assume the voltage at the FB pin is lower than 0.8V). During each on-time the current ramps up an amount equal to:

$$I_{LR} = \frac{(V_{IN} - V_{OUT}) \times t_{on}}{L}$$
(6)

During current limit, the LMR24220 operates in a constant current mode with an average output current  $I_{OUT(CL)}$  equal to 2.8A +  $I_{LR}$  / 2.

However, due to thermal limitations, the device may not support load currents greater than 2A for extended periods.




FIGURE 2. Inductor Current - Current Limit Operation

11

#### N-Channel MOSFET and Driver

The LMR24220 integrates an N-Channel main MOSFET and an associated floating high voltage main MOSFET gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor  $C_{\rm BST}$  and an internal high voltage diode.  $C_{\rm BST}$  connecting between the BST and SW pins powers the main MOSFET gate driver during the main MOSFET on-time. During each off-time, the voltage of the SW pin falls to approximately -1V, and  $C_{\rm BST}$  charges from  $V_{\rm CC}$  through the internal diode. The minimum off-time of 260 ns provides enough time for charging  $C_{\rm BST}$  in each cycle.

#### Soft-Start

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing startup stresses and current surges. Upon turn-on, after  $V_{\rm CC}$  reaches the under-voltage threshold, an 8  $\mu A$  internal current source charges up an external capacitor  $C_{\rm SS}$  connecting to the SS pin. The ramping voltage at the SS pin (and the non-inverting input of the regulation comparator as well) ramps up the output voltage  $V_{\rm OUT}$  in a controlled manner.

The soft start time duration to reach steady state operation is given by the formula:

 $t_{SS} = V_{REF} x C_{SS} / 8\mu A = 0.8V x C_{SS} / 8\mu A$ 

This equation can be rearranged as follows:

 $C_{SS} = t_{SS} \times 8 \mu A / 0.8 V$ 

Use of a 4.7nF capacitor results in a 0.5ms soft-start duration. This is a recommended value. Note that high values of  $C_{\rm SS}$  capacitance will cause more output voltage drop when a load transient goes across the DCM-CCM boundary. If a fast load transient response is desired for steps between DCM and CCM mode the softstart capacitor value should be less than 18nF (which corresponds to a soft-start time of 1.8ms).

An internal switch grounds the SS pin if any of the following three cases happens: (i)  $V_{\rm CC}$  is below the under-voltage lock-out threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the output voltage can be shut off by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin to ramp up and the output voltage to return to normal. The shutdown configuration is shown in Figure 3.





FIGURE 3. Alternate Shutdown Implementation

#### **Thermal Protection**

The junction temperature of the LMR24220 should not exceed the maximum limit. Thermal protection is implemented by an internal Thermal Shutdown circuit, which activates (typically) at  $165^{\circ}$ C to make the controller enter a low power reset state by disabling the main MOSFET, disabling the on-timer, and grounding the SS pin. Thermal protection helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below  $145^{\circ}$ C (typical hysteresis =  $20^{\circ}$ C), the SS pin is released and normal operation resumes.

#### **Thermal Derating**

Temperature rise increases with frequency, load current, input voltage and smaller board dimensions. On a typical board, the LMR24220 is capable of supplying 2A below an ambient temperature of 50°C under worst case operation with input voltage of 42V. Figure 4 shows a thermal derating curve for the output current without thermal shutdown against ambient temperature up to 125°C. Obtaining 2A output current is possible at higher temperature by increasing the PCB ground plane area, adding air flow or reducing the input voltage or operating frequency



301676

FIGURE 4. Thermal Derating Curve,  $\theta_{JA}$ =40°C/W, Vo = 3.3V, fs = 500kHz (tested on the evaluation board)

### **Applications Information**

#### **EXTERNAL COMPONENTS**

The following guidelines can be used to select external components.

 ${f R_{FB1}}$  and  ${f R_{FB2}}$ : These resistors should be chosen from standard values in the range of 1.0 k $\Omega$  to 10 k $\Omega$ , satisfying the following ratio:

$$R_{FB1}/R_{FB2} = (V_{OUT}/0.8V) - 1$$
 (7)

For  $V_{OUT}=0.8V$ , the FB pin can be connected to the output directly with a pre-load resistor drawing more than 20  $\mu$ A. This is needed because the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected.

 ${f R}_{
m ON}$ : Equation (2) can be used to select  ${f R}_{
m ON}$  if a desired operating frequency is selected. But the minimum value of  ${f R}_{
m ON}$  is determined by the minimum on-time. It can be calculated as follows:

$$R_{ON} \ge \frac{V_{IN(MAX)} \times 150 \text{ ns}}{1.3 \times 10^{-10}}$$
 (8)

If  $R_{ON}$  calculated from (2) is smaller than the minimum value determined in (8), a lower frequency should be selected to recalculate  $R_{ON}$  by (2). Alternatively,  $V_{IN(MAX)}$  can also be limited in order to keep the frequency unchanged. The relationship of  $V_{IN(MAX)}$  and  $R_{ON}$  is shown in *Figure 5*.

On the other hand, the minimum off-time of 260 ns can limit the maximum duty ratio.




FIGURE 5. Maximum  $V_{\rm IN}$  for selected  $R_{\rm ON}$ 

**L:** The main parameter affected by the inductor is the amplitude of inductor current ripple ( $I_{LR}$ ). Once  $I_{LR}$  is selected, L can be determined by:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{I_{LR} \times f_{SW} \times V_{IN}}$$
(9)

where  $V_{\text{IN}}$  is the maximum input voltage and  $f_{\text{SW}}$  is determined from (2).

If the output current  $I_{OUT}$  is determined, by assuming that  $I_{OUT} = I_L$ , the higher and lower peak of  $I_{LR}$  can be determined. Beware that the higher peak of  $I_{LR}$  should not be larger than

the saturation current of the inductor and current limits of the main and synchronous MOSFETs. Also, the lower peak of  $I_{\rm LB}$  must be positive if CCM operation is required.




FIGURE 6. Inductor selection for  $V_{OUT} = 3.3V$ 




FIGURE 7. Inductor selection for  $V_{OUT} = 0.8V$ 

Figure 6 and Figure 7 show curves on inductor selection for various  $V_{OUT}$  and  $R_{ON}$ . For small  $R_{ON}$ , according to (8),  $V_{IN}$  is limited. Some curves are therefore limited as shown in the figures.

 $\mathbf{C}_{\mathrm{VCC}}$ : The capacitor on the  $\mathrm{V}_{\mathrm{CC}}$  output provides not only noise filtering and stability, but also prevents false triggering of the  $\mathrm{V}_{\mathrm{CC}}$  UVLO at the main MOSFET on/off transitions.  $\mathrm{C}_{\mathrm{VCC}}$  should be no smaller than 680 nF for stability, and should be a good quality, low ESR, ceramic capacitor.

 ${f C}_{OUT}$  and  ${f C}_{OUT}$ :  ${f C}_{OUT}$  should generally be no smaller than 10  $\mu F$ . Experimentation is usually necessary to determine the minimum value for  ${f C}_{OUT}$ , as the nature of the load may require a larger value. A load which creates significant transients requires a larger  ${f C}_{OUT}$  than a fixed load.

 $\rm C_{OUT3}$  is a small value ceramic capacitor located close to the LMR24220 to further suppress high frequency noise at  $\rm V_{OUT}.$  A 100 nF capacitor is recommended.

 $\mathbf{C_{IN}}$  and  $\mathbf{C_{INS}}$ : The function of  $\mathbf{C_{IN}}$  is to supply most of the main MOSFET current during the on-time, and limit the voltage rip-

ple at the VIN pin, assuming that the voltage source connecting to the VIN pin has finite output impedance. If the voltage source's dynamic impedance is high (effectively a current source),  $C_{\rm IN}$  supplies the average input current, but not the ripple current.

At the maximum load current, when the main MOSFET turns on, the current to the VIN pin suddenly increases from zero to the lower peak of the inductor's ripple current and ramps up to the higher peak value. It then drops to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation,  $\rm C_{IN}$  must be capable of supplying this average load current during the maximum on-time.  $\rm C_{IN}$  is calculated from:

$$C_{IN} = \frac{I_{OUT} \times t_{on}}{\Delta V_{IN}}$$
 (10)

where  $I_{OUT}$  is the load current,  $t_{on}$  is the maximum on-time, and  $\Delta V_{IN}$  is the allowable ripple voltage at  $V_{IN}.$ 

 $C_{\text{IN3}}$ 's purpose is to help avoid transients and ringing due to long lead inductance at the VIN pin. A low ESR 0.1  $\mu F$  ceramic chip capacitor located close to the LMR24220 is recommended.

 $\mathbf{C}_{\mathbf{BST}}$ : A 33 nF high quality ceramic capacitor with low ESR is recommended for  $\mathbf{C}_{\mathbf{BST}}$  since it supplies a surge current to charge the main MOSFET gate driver at turn-on. Low ESR also helps ensure a complete recharge during each off-time.

**C**<sub>SS</sub>: The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator and the output voltage to reach their final value. The time is determined from the following equation:

$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \,\mu A} \tag{11}$$

 $\mathbf{C}_{\mathrm{FB}}$ : If the output voltage is higher than 1.6V,  $\mathbf{C}_{\mathrm{FB}}$  is needed in the Discontinuous Conduction Mode to reduce the output ripple. The recommended value for  $\mathbf{C}_{\mathrm{FB}}$  is 10 nF.

#### PC BOARD LAYOUT

The LMR24220 regulation, over-voltage, and current limit comparators are very fast and may respond to short duration noise pulses. Layout is therefore critical for optimum performance. It must be as neat and compact as possible, and all external components must be as close to their associated pins of the LMR24220 as possible. Refer to the functional block diagram, the loop formed by CIN, the main and synchronous MOSFET internal to the LMR24220, and the PGND pin should be as small as possible. The connection from the PGND pin to C<sub>IN</sub> should be as short and direct as possible. Vias should be added to connect the ground of C<sub>IN</sub> to a ground plane, located as close to the capacitor as possible. The bootstrap capacitor C<sub>BST</sub> should be connected as close to the SW and BST pins as possible, and the connecting traces should be thick. The feedback resistors and capacitor  $R_{FB1}$ ,  $R_{FB2}$ , and C<sub>FB</sub> should be close to the FB pin. A long trace running from  $V_{OUT}$  to  $R_{FB1}$  is generally acceptable since this is a low impedance node. Ground  $R_{FB2}$  directly to the AGND pin. The output capacitor  $C_{OUT}$  should be connected close to the load and tied directly to the ground plane. The inductor L should be connected close to the SW pin with as short a trace as possible to reduce the potential for EMI (electromagnetic interference) generation. If it is expected that the internal dissipation of the LMR24220 will produce excessive junction temperature during normal operation, making good use of the PC board's ground plane can help considerably to dissipate heat. Additionally the use of thick traces, where possible, can help conduct heat away from the LMR24220. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

#### **Package Considerations**

The die has exposed edges and can be sensitive to ambient light. For applications with direct high intensitiy ambient red, infrared, LED or natural light it is recommended to have the device shielded from the light source to avoid abnormal behavior.




FIGURE 8. Typical Application Schematic for  $V_{OUT} = 3.3V$ 






FIGURE 9. Typical Application Schematic for  $V_{OUT} = 0.8V$ 


### Physical Dimensions inches (millimeters) unless otherwise noted



# DIMENSIONS ARE IN MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY

#### LAND PATTERN RECOMMENDATION





28-Ball μSMD NS Package Number TLC28VFA X1 = 2449 +/- 30 μm X2 = 3643 +/- 30 μm X3 = 600 +/- 75μm

#### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com