LMS485E

SNOSAA1A-MAY 2004-REVISED OCTOBER 2011

www.ti.com

Low Power RS-485 / RS-422 Differential Bus Transceiver

Check for Samples: LMS485E

FEATURES

- Meet ANSI standard RS-485 and RS-422
- Data rate 2.5 Mbps
- Single supply voltage operation, 5V
- · Wide input and output voltage range
- Thermal shutdown protection
- Short circuit protection
- Low quiescent current 800µA (max)
- Allows up to 32 transceivers on the bus
- · Open circuit fail-safe for receiver
- Extended operating temperature range -40°C to 85°C
- Drop-in replacement to MAX485E

 Available in 8-pin SOIC and 8-pin DIP packages

APPLICATIONS

- Low power RS-485 systems
- · Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode scanners,...)
- · Local area networks (LAN)
- Integrated service digital network (ISDN)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment

DESCRIPTION

The LMS485E is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B, TIA/EIA RS485-A and ITU recommendation and V.11 and X.27. The driver outputs and receiver inputs have ± 15 kV ESD protection. The LMS485E combines a TRI-STATETM differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low, respectively, that can be externally connected to function as a direction control. The driver outputs and receiver inputs are internally connected to form a differential input/output (I/O) bus port that is designed to offer minimum loading to bus whenever the driver is disabled or when $V_{CC} = 0V$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments. The LMS485E is available in 8-Pin SOIC and 8-pin DIP packages. It is a drop-in replacement to Maxim's MAX485E.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


TRI-STATE is a trademark of Texas Instruments.

TRI-STATE is a registered trademark of National Semiconductor Corporation.

All other trademarks are the property of their respective owners.



Typical Application



A typical multipoint application is shown in the above figure. Terminating resistor, RT are typically required but only located at the two ends of the cable. Pull-up and pull-down resistors maybe required at the end of the bus to provide fail-safe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE, See National Application Note, AN-847 for further information.

Connection Diagram

8-Pin SOIC / DIP RO 1 RO 1 RO 7 B A S CUB

Figure 1. Top View

Table 1. Truth Table

DRIVER SECTION						
RE*	DE	DI	A	В		
X	Н	Н	Н	L		
X	Н	L	L	Н		
X	L	Х	Z	Z		
RECEIVER SECTION						
RE*	DE	A	RO			
L	L	≥ +0.2V		Н		
L	L	≤ -0.2V		L		
Н	X	X		Z		
L	L	OPEN *		Н		

SNOSAA1A-MAY 2004-REVISED OCTOBER 2011

NOTE

* = Non Terminated, Open Input only

X = Irrelevant

Z = TRI-STATE

H = High level

L = Low level

Table 2. Pin Descriptions

Pin#	I/O	Name	Function
1	0	RO	Receiver Output: If A > B by 200 mV, RO will be high; If A < B by 200 mV, RO will be low. RO will be high also if the inputs (A and B) are open (non-terminated).
2	I	RE*	Receiver Output Enable: RO is enabled when RE* is low; RO is in TRI-STATE™when RE* is high
3	Ι	DE	Driver Output Enable: The driver outputs (A and B) are enabled when DE is high; they are in TRI-STATE TRI-STATE® when DE is low. Pins A and B also function as the receiver input pins (see below)
4	I	DI	Driver Input: A low on DI forces A low and B high while a high on DI forces A high and B low when the driver is enabled
5	NA	GND	Ground
6	I/O	Α	Non-inverting Driver Output and Receiver Input pin. Driver output levels conform to RS-485 signaling levels
7	I/O	В	Inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling levels
8	NA	V _{CC}	Power Supply: 4.75V ≤ V _{CC} ≤ 5.25V



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNOSAA1A - MAY 2004 - REVISED OCTOBER 2011

www.ti.com

Absolute Maximum Ratings (1)

Supply Voltage, V _{CC} ⁽²⁾	6V
Input Voltage, V _{IN} (DI, DE, or RE)	-0.3V to V _{CC} + 0.3V
Voltage Range at Bus Terminals (AB)	-7V to 12V
Receiver Output	-0.3V to V _{CC} + 0.3V
Package Thermal Impedance, θ_{JA}	
SOIC	125° C/W
DIP	92° C/W
Junction Temperature (3)	150°C
Operating Free-Air Temperature Range, T _A	
Commercial	0°C to 70°C
Industrial	-40°C to 85°C
Storage Temperature Range	−65°C to 150°C
Soldering Information	·
Infrared or Convection (20 sec.)	235°C
Lead Temperature Range	+260°C
ESD Rating (Human Body Model) (4)	
Bus Pins	15kV
Other Pins	2kV
ESD Rating (Machine Model)	
All Pins	200V

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

- All voltage values, except differential I/O bus voltage, are with respect to the network ground terminal.
- The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature, T_A , is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board. ESD rating based upon human body model, 100 pF discharged through 1.5 k Ω .

Operating Ratings

-				
	Min	Nom	Max	
Supply Voltage, V _{CC}	4.75	5.0	5.25	V
Voltage at any Bus Terminal (Separately or Common Mode)	-7		12	V
High-Level Input Voltage, V _{IH} ⁽¹⁾	2			V
Low-Level Input Voltage, V _{IL} ⁽¹⁾			0.8	V
Differential Input Voltage, V _{ID} ⁽²⁾			±12	V

Voltage limits apply to DI, DE, RE pins.

Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.



Electrical Characteristics

ISTRUMENTS

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver Sec	1 4.1 5.1 5.1			- 7 P		
V _{OD1}	Differential Output Voltage	R = ∞ (Figure 2)			5.25	V
V _{OD2}	Differential Output Voltage	$R = 50\Omega$ (Figure 2), RS-422	2.0		0.20	V
I V OD2I	Differential Output Voltage	$R = 27\Omega \text{ (Figure 2)}, RS-485$	1.5		5.0	-
ΔV _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega \text{ or } 50\Omega \text{ (Figure 2)}, ^{(1)}$	1.5		0.2	V
V _{oc}	Common Mode Output Voltage	$R = 27\Omega \text{ or } 50\Omega \text{ (Figure 2)}$			3.0	V
ΔV _{OC}	Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	R = 27Ω or 50Ω (Figure 2), ⁽¹⁾			0.2	V
V _{IH}	CMOS Input Logic Threshold High	DE, DI, RE	2.0			V
V _{IL}	CMOS Input Logic Threshold Low	DE, DI, RE			0.8	V
I _{IN1}	Logic Input Current	DE, DI, RE			±2	μΑ
Receiver	Section			*	•	•
I _{IN2}	Input Current (A, B)	DE = 0V, V _{CC} = 0V or 5.25V V _{IN} = 12V			0.25	mA
		V _{IN} = - 7V			-0.2	
V_{TH}	Differential Input Threshold Voltage	-7V ≤ V _{CM} ≤ + 12V	-0.2		+0.2	V
ΔV_{TH}	Input Hysteresis (V _{TH+} - V _{TH-})	V _{CM} = 0		95		mV
V _{OH}	CMOS High-level Output Voltage	$I_{OH} = 4 \text{ mA}, V_{ID} = -200 \text{ mV}$	3.5			V
V_{OL}	CMOS Low-level Output Voltage	$I_{OL} = -4 \text{ mA}, V_{ID} = 200 \text{ mV}$			0.4	V
l _{OZR}	Tristate Output Leakage Current	$0.4V \le V_{O} \le + 2.4V$			±1	μA
R _{IN}	Input Resistance	- 7V ≤V _{CM} ≤ +12V	12			kΩ
Power Su	pply Current					
I _{CC}	Supply Current	$DE = V_{CC}$, $\overline{RE} = GND$ or V_{CC}		400	800	μΑ
		$DE = 0V$, $\overline{RE} = GND$ or V_{CC}		360	560	
I _{OSD1}	Driver Short-circuit Output Current	$V_{O} = high, -7V \le V_{CM} \le +12V$			250	mA
I _{OSD2}	Driver Short-circuit Output Current	$V_{O} = low, -7V \le V_{CM} \le +12V$			250	mA
I _{OSR}	Receiver Short-circuit Output Current	$0 \text{ V} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}$			95	mA
Switching	Characteristics					
Driver						
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega, C_L = 100 \text{ pF}$	10	40	80	ns
T _{SKEW}	Driver Output Skew	$R_L = 54\Omega, C_L = 100 \text{ pF}$		5	10	ns
T _R , T _F	Driver Rise and Fall Time	$R_L = 54\Omega, C_L = 100 \text{ pF}$	3	10	40	ns
T _{ZH} ,	Driver Enable to Ouput Valid Time	C _L = 100 pF		25	70	ns
T_{ZL}	Tillic					

⁽¹⁾ $|\Delta V_{OD}|$ and $|\Delta V_{OC}|$ are changes in magnitude of V_{OD} and V_{OC} , respectively when the input changes from high to low levels.

SNOSAA1A - MAY 2004 - REVISED OCTOBER 2011

www.ti.com


Electrical Characteristics (continued)

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Тур	Max	Units	
Receiver							
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega, C_L = 100 \text{ pF}$	20	90	200	ns	
T _{SKEW}	Receiver Output Skew	$R_L = 54\Omega$, $C_L = 100 pF$		5		ns	
T _{ZH} , T _{ZL}	Receiver Enable Time	C _L = 15 pF		20	50	ns	
T _{HZ} , T _{LZ}	Receiver Disable Time	C _L = 15 pF		20	50	ns	
F _{MAX}	Maximum Data Rate		2.5			Mbps	




Typical Performance Characteristics




Receiver Output High Voltage




Driver Output Current vs.




Output Current vs.



Receiver Output Low-Voltage





Driver Differential Output Voltage





Typical Performance Characteristics (continued)





Supply Current vs. **Temperature** 600 Driver Enable 500 SUPPLY CURRENT (µA) 400 300 200 100 -40 -20 0 20 40 TEMPERATURE (°C)

Parameter Measuring Information




Figure 2. Test Circuit for V_{OD} and V_{OC}




Figure 3. Test Circuit for V_{OD3}

Product Folder Links: LMS485E

Submit Documentation Feedback






Figure 4. Test Circuit for Driver Propagation Delay




Figure 5. Test Circuit for Driver Enable / Disable




Figure 6. Test Circuit for Receiver Propagation Delay




Figure 7. Test Circuit for Receiver Enable / Disable

Switching Characteristics




Figure 8. Driver Propagation Delay, Rise / Fall Time




Figure 9. Driver Enable / Disable Time




Figure 10. Receiver Propagation Delay




Figure 11. Receiver Enable / Disable Time

Application Information

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors (C_{bp}) between the power and ground lines.

www.ti.com

SNOSAA1A - MAY 2004-REVISED OCTOBER 2011

Placing a by-pass capacitor (C_{bp}) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as $10\mu\text{F}$, between the power supply pin and ground to filter out low frequencies and a $0.1\mu\text{F}$ to filter out high frequencies.

By-pass capacitors must be mounted as close as possible to the IC to be effective. Longs leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.




Figure 12. Placement of by-pass Capacitors, C_{bp}

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>