



深圳市拓普微科技开发有限公司

SHENZHEN TOPWAY TECHNOLOGY CO., LTD.

# LMT043DFFFWD-NEA

## LCD Module User Manual

Prepared by:  <b>Liu sanyong</b>  Date: 2018-05-19	Checked by:    Date:	Approved by:    Date:
--	----------------------------------	-----------------------------------

Rev.	Descriptions	Release Date
0.1	New release	2018-03-29
0.2	Update Section 5.1 and Section 11	2018-05-19

## Table of Content


<b>1. GENERAL SPECIFICATION .....</b>	<b>3</b>
<b>2. BLOCK DIAGRAM.....</b>	<b>3</b>
<b>3. TERMINAL FUNCTIONS .....</b>	<b>4</b>
<b>4. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>4</b>
<b>5. ELECTRICAL CHARACTERISTICS .....</b>	<b>5</b>
5.1 DC CHARACTERISTICS .....	5
5.2 TOUCH PANEL CHARACTERISTICS .....	5
<b>6. AC CHARACTERISTICS .....</b>	<b>5</b>
6.1 8080 MODE TIMING .....	5
6.2 SPI MODE TIMING.....	6
6.3 RESET TIMING .....	8
<b>7. TOUCH PANEL CONTROLLER TIMING CHARACTERISTICS .....</b>	<b>8</b>
7.1 ADS7843 DIGITAL TIMING.....	8
7.2 TIMING DIAGRAM .....	9
<b>8. OPTICAL CHARACTERISTICS .....</b>	<b>9</b>
<b>9. FUNCTION SPECIFICATIONS.....</b>	<b>11</b>
9.1 COMMAND SUMMARY .....	11
9.2 DATA EXPANSION.....	14
<b>10. TOUCH PANEL DESIGN PRECAUTIONS.....</b>	<b>15</b>
<b>11. PRECAUTIONS OF USING LCD MODULES.....</b>	<b>16</b>
<b>APPENDIX A INSPECTION ITEMS AND CRITERIA FOR APPEARANCE DEFECTS.....</b>	<b>17</b>

## 1. General Specification

Screen Size(Diagonal) :	4.3 inch
Resolution :	480(RGB) x 272
Interface :	16 bit MCU Interface
Color Depth :	65K color (16bit)/16.7M color (24bit)
Dot Pitch :	0.198 x 0.198 (mm)
Pixel Configuration :	RGB Stripe
Display Mode :	Transmissive / Positive
Surface Treatment :	Anti-Glare Treatment
Viewing Direction :	12 o'clock ( gray scale inverse )
Outline Dimension :	105.5 x 67.2 x 2.9 (mm)
Active Area :	95.4 x 53.86 (mm)
Backlight :	LED, White
Operating Temperature :	-20 ~ +70°C
Storage Temperature :	-30 ~ +80°C

*Note: Backlight color may slightly change over temperature and driving voltage.*

## 2. Block Diagram



### 3. Terminal Functions

Terminal (K1)

Pin No.	Pin Name	I/O	8bit MCU Mode (Default) Description	SPI Mode Description
1	VSS	Power Input	Power Supply GND (0V)	
2				
3	VDD	Power Input	Positive Power Supply(3.3V)	
4				
5	A0	Input	Access Mode A0=High: Accessing Data A0=Low: Accessing Address	Keep open
6	/CS	Input	Chip Select /CS=Low: Data IO is enabled	
7	/RES	Input	Reset /RES=Low: Reset /RES=High: Normal operation	
8	D0(SI)	Bi-directional I/O	16-bit Bi-directional data bus	Serial input
9	D1(SO)			Serial output
:	:			Keep open
22	D14			Keep open
23	D15			Keep open
24	TE	Output	TE Signal	
25	/RD	Input	Read Enable, active Low	Keep open
26	/WR(SCK)	Input	Write Enable, active Low	Serial clock
27	/LB	Input	Follow A0 changes	Active high
28	/UB	Input		Active high
29	BL_ADJ	Input	Backlight Driver enable signal, active High, PWM(*2) can be possible	
30	SPI_EN	Input	Keep open	SPI Enable, active high
31	/PENIRQ	Output	Pen Interrupt (*3)(*4)	
32	DOUT	Output	Data Output(*4)	
33	BUSY	Output	Busy Output(*4)	
34	DIN	Input	Data Input(*4)	
35	/CSTP	Input	Chip Select, also for initiating the conversions(*4)	
36	DCLK	Input	Clock Input for Serial Data & conversions(*4)	

Note.

\*1. Tear signal may leave open when not use

\*2. The PWM frequency is between 200Hz and 500Hz.

\*3. Pulled-up by internal resistor

\*4. It is Touch Panel Controller's communication interface

### 4. Absolute Maximum Ratings

Items	Symbol	Min.	Max.	Unit	Condition
Supply Voltage	V <sub>DD</sub>	-0.2	3.7	V	V <sub>SS</sub> = 0V
Input Voltage	V <sub>IN</sub>	-0.2	3.7	V	V <sub>SS</sub> = 0V
Operating Temperature	T <sub>OP</sub>	-20	+70	°C	No Condensation
Storage Temperature	T <sub>ST</sub>	-30	+80	°C	No Condensation

Caution:

Any Stresses exceeding the Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## 5. Electrical Characteristics

### 5.1 DC Characteristics

$V_{SS}=0V, V_{DD}=3.3V, T_{OP}=25^{\circ}C$

Items	Symbol	MIN.	TYP.	MAX.	Unit	Applicable Pin
Operating Voltage	$V_{DD}$	2.8	3.3	3.6	V	VDD
Input High Voltage	$V_{IH}$	-	-	VDD	V	Input pins, Bi-direction pins
Input Low Voltage	$V_{IL}$	VSS	-	-	V	Input pins, Bi-direction pins
Output High Voltage	$V_{OH}$	2.6	-	-	V	Bi-direction pins (*1)
Output Low Voltage	$V_{OL}$	-	-	0.6	V	Bi-direction pins (*2)
Operating Current	$I_{DD}$	180	230	450	mA	On Backlight Power on status

Note:

- \*1. Never Apply logic signal before the VDD supply.
- \*2. VDD setting should match the signals voltage

### 5.2 Touch panel Characteristics

Items	MIN.	TYP.	MAX.	Unit	Note
Surface hardness	3	-	-	H	-
Operating Force	30	-	160	g	-
Life Time	-	1,000,000	-	times	-
linearity	-1.5	-	+1.5	%	-
Transparency	78	-	-	%	-
Operation temperature	-20	-	70	$^{\circ}C$	-
Storage temperature	-30	-	80	$^{\circ}C$	-

## 6. AC Characteristics

### 6.1 8080 Mode Timing




Figure 2

Symbol	Parameter	3.3 Volt		Units
		Min	Max	
t1	A0/LB/UB setup time to /CS (/WR, /RD)	1	-	ns
t2	/WR, /RD (/CS) setup time to /CS (/WR, /RD)	1	-	ns
t3	DB[15:0] setup time to /CS (/WR) rising edge: write cycle	1	-	ns
t4	DB[15:0] hold time from /CS (/WR) rising edge: write cycle	7	-	ns
t5w	/WR (/CS) hold time from /CS (/WR) rising edge: write cycle	3	-	ns
t5r	/RD (/CS) hold time from /CS (/RD) rising edge: read cycle	0	-	ns
t6	A0/LB/UB hold time from /CS (/WR, /RD) rising edge	4	-	ns
t7	/CS (/RD) falling edge to DB[15:0] driven: read cycle	-	15	ns
t8	/CS (/RD) falling edge to valid Data: read cycle	-	4xT <sub>mclk</sub> +16	ns
t9	DB[15:0] hold time from /CS (/RD) rising edge: read cycle	2	12	ns
t10w	End of write to next read/write	5	-	ns
t10r	End of read to next read/write	T <sub>mclk</sub> +9	-	ns
t11w	/CS (/WR) pulse width for write cycle	3	-	ns
t12w	/CS (/WR) rise to next /CS (/WR) rise: write cycle	3xT <sub>mclk</sub> +6	-	ns

Note: T<sub>mclk</sub> = period of internal MCLK clock signal.

Indirect 16-bit Function Select:

A0	/WR	/RD	Comments
0	0	1	Command Write (register address)
1	0	1	Data (Parameter) Write
0	1	0	inhibit
1	1	1	Data (Parameter) Read

### 6.2 SPI Mode Timing




Figure 3

Symbol	Parameter	3.3 Volt		Units
		Min	Max	
t1	Chip select setup time	2	-	ns
t2	SI Data setup time	1	-	ns
t3	SI Data hold time	7	-	ns
t4	Serial clock pulse width low (high)	15	-	ns
t5	Serial clock pulse width high (low)	15	-	ns
t6	Serial clock period	30	-	ns
t7	Chip select hold time	7	-	ns
t8	Chip select de-assert to reassert	2	-	ns
t9	SCK falling edge to SO hold time	3	10	ns

SPI Function Select:

Command	Comments
10000000	8-bit Write
11000000	8-bit Read
10001000	16-bit Write
11001000	16-bit Read
the other	reserved

Write Procedure:

SPI 8bit Write Sequence:




Figure 4

SPI 16bit Write Sequence:




Figure 5

Read Procedure:

SPI 8bit Read Sequence:




Figure 6

SPI 16bit Read Sequence:




Figure 7

### 6.3 Reset Timing




Figure 8

Symbol	Parameter	Min	Max	Units
$t_1$	Reset Pulse Width is ignored	-	42	ns
$t_2$	Active Reset Pulse Width (see Note)	150	-	ns

Note: The Reset input should be held low for longer than 150ns to guarantee reset.

For more information and details please refer to LCD controller (S1D13L01) datasheet.

## 7. Touch Panel Controller Timing Characteristics


### 7.1 ADS7843 Digital Timing

Item	Symbol	MIN.	TYP.	MAX.	Unit
Acquisition Time	$t_{ACQ}$	1.9	-	-	us
DIN Valid Prior to DCLK Rising	$t_{DS}$	125	-	-	ns
DIN Hold After DCLK HIGH	$t_{DH}$	13	-	-	ns
DCLK Falling to DOUT Valid	$t_{DO}$	-	-	250	ns
$\overline{CS\_TP}$ Falling to DOUT Enabled	$t_{DV}$	-	-	160	ns
$\overline{CS\_TP}$ Rising to DOUT Disabled	$t_{TR}$	-	-	250	ns
$\overline{CS\_TP}$ Falling to First DCLK Rising	$t_{CSS}$	125	-	-	ns
$\overline{CS\_TP}$ Rising to DCLK Ignored	$t_{CSH}$	10	-	-	ns
DCLK HIGH	$t_{CH}$	250	-	-	ns
DCLK LOW	$t_{CL}$	250	-	-	ns
DCLK Falling to BUSY Rising	$t_{BD}$	-	-	250	ns
$\overline{CS\_TP}$ Falling to BUSY Enabled	$t_{BDV}$	-	-	160	ns
$\overline{CS\_TP}$ Rising to BUSY Disabled	$t_{BTR}$	-	-	250	ns

Note. Please Refer to ADS7843E datasheet for details.



**7.2 Timing diagram**



**8. Optical Characteristics**

Item	Symbol	Condition	MIN.	TYP.	MAX.	UNIT	Note.
Viewing angle	$\theta_T$	(CR ≥ 10)	60	70	-	degree	Note 2
	$\theta_B$		40	50	-		
	$\theta_L$		60	70	-		
	$\theta_R$		60	70	-		
Contrast ratio	CR	$\theta=0^\circ$	400	500	-	-	Note 1,3
Response Time	T <sub>on</sub>	25°C	-	20	30	msec	Note 1,4
	T <sub>off</sub>		-	-	-	msec	
Chromaticity	White	X	Backlight is on	0.265	0.315	0.365	Note 1,5
		Y		0.285	0.335	0.385	
	Red	X		0.531	0.581	0.631	
		Y		0.295	0.345	0.395	
	Green	X		0.298	0.348	0.395	
		Y		0.531	0.581	0.631	
	Blue	X		0.103	0.153	0.203	
		Y		0.045	0.095	0.145	
NTSC			-	50		%	Note 5
Luminance uniformity	U		-	75	-	%	Note 1,7

Note:

The parameter is slightly changed by temperature, driving voltage and material. Please see the Notes for testing conditions.

**Note 1:**

The data are measured after LEDs are turned on for 5 minutes. LCM displays full white. The brightness is the average value of 9 measured spots. Measurement equipment PR-705 (Φ8mm)

**Measuring condition:**

- Measuring surroundings: Dark room
- Measuring temperature: Ta=25°C.
- Adjust operating voltage to get optimum contrast at the center of the display.

Measured value at the center point of LCD panel after more than 5 minutes while backlight turning on.




Figure 9

**Note 2: reference Figure5**

The luminance uniformity is calculated by using following formula.

$$\Delta Bp = Bp (\text{Min.}) / Bp (\text{Max.}) \times 100 (\%)$$

Bp (Max.) = Maximum brightness in 9 measured spots

spots

Bp (Min.) = Minimum brightness in 9 measured spots.

**Note 3: reference Figure6**

The definition of viewing angle:

Refer to the graph below marked by  $\theta$  and  $\phi$




Figure 10

**Note 4:**

The definition of contrast ratio (Test LCM using PR-705):

$$\text{Contrast Ratio (CR)} = \frac{\text{Luminance When LCD is at "White" state}}{\text{Luminance When LCD is at "Black" state}}$$

(Contrast Ratio is measured in optimum common electrode voltage)




Figure 11

**Note 5: reference Figure7**

Definition of Response time. (Test LCD using DMS501):

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Figure 12

**Note 6: reference Figure8**

Definition of Color of CIE Coordinate and NTSC Ratio.

Color gamut:

$$S = \frac{\text{Area of RGB triangle}}{\text{Area of NTSC triangle}} \times 100\%$$

## 9. Function Specifications

### 9.1 Command Summary

Command	Parameter	HEX	A0	/CS	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
						D15	D14	D13	D12	D11	D10	D9	D8	
Power Save	P1	60804	0	0	0	A[15:0] -> A[18:16]								Power Save Configuration Register
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
Software Reset	P1	60806	0	0	0	A[15:0] -> A[18:16]								Software Reset Register(Write Only)
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
PLL Setting 0	P1	60810	0	0	0	A[15:0] -> A[18:16]								PLL Setting Register 0
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	PLL Bypass	PLL Enable	n/a
		D[15:8]	1	0	0	PLL Lock (RO)	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
PLL Setting 1	P1	60812	0	0	0	A[15:0] -> A[18:16]								PLL Setting Register 1
	P2	D[7:0]	1	0	0	M-Divider				M-Divider				Bit[9:0] 000h,001h ..... 019h,020h : 1:1 ,2:1 ..... 33:1(M-Divide Ratio). 021h to 13Fh: Reserved, PFDCLK = CLKI + (M-Divider + 1)
		D[15:8]	1	0	0	n/a	n/a	N-Counter		M-Divider				Bit[13:10] , must be set to 0000
PLL Setting 2	P1	60814	0	0	0	A[15:0] -> A[18:16]								PLL Setting Register 2
	P2	D[7:0]	1	0	0	L-Counter								Bit[9:0] , must be set between 010h ~ 041h. , and get the M-Divide Ratio from 17:1 to 66:1. POCLK = (L-Counter + 1) x (N-Counter + 1) x PFDCLK
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	L-Counter		
Internal Clock Configuration	P1	60816	0	0	0	A[15:0] -> A[18:16]								Internal Clock Configuration Register
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	PCLK Divide Select		Bit[3:0] = 0000b,0001b ..... 1110b,1111b : 1:1 ,2:1 ..... 16:1(MCLK to PCLK Frequency Ratio)
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	
Panel Setting Miscellaneous	P1	60820	0	0	0	A[15:0] -> A[18:16]								Panel Setting Miscellaneous Register
	P2	D[7:0]	1	0	0	DE Polarity		PCLK Polarity	n/a	Panel Data Enable	Panel Data Width		Panel Port Enable	Bit[0] = 0 , TFT panel is disable Bit[0] = 1 , TFT panel is enable Bit[2:1] = 01 , TFT 16-bit Bit[2:1] = 10 , TFT 18-bit Bit[2:1] = 11 , TFT 24-bit
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	Bit[3] = 0 , panel data is disable Bit[3] = 1 , panel data is enable Bit[5] = 0 , the LCD data outputs transition on the rising edge of PCLK Bit[5] = 1 , the LCD data outputs transition on the falling edge of PCLK Bit[7:6] = 00 , DE Polarity Low active Bit[7:6] = 01 , DE Polarity High active Bit[7:6] = 10 , DE Polarity Fixed to Low Bit[7:6] = 11 , DE Polarity Fixed to High
Display Settings	P1	60822	0	0	0	A[15:0] -> A[18:16]								Display Settings Register
	P2	D[7:0]	1	0	0	TE Status (RO)	TE Function	Display Blank	n/a	Display Blank Polarity	SW Video Invert	Panel Interface Enable	Bit[0] = 0 , HS, VS, DE and PCLK are fixed to H or L and the display pipes are disabled Bit[0] = 1 , enable the panel output and display pipes Bit[1] = 0 , video data is normal Bit[1] = 1 , video data is inverted	
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	TE Output Pin Disable	Bit[2] = 0 , the display blank function operates normally Bit[2] = 1 , the display blank function switches polarity Bit[4] = 0 , the LCD data is masked Bit[4] = 1 , all applicable LCD data outputs are forced to zero or one Bit[6:5] = 00b , TE output is disabled and the pin output is low Bit[6:5] = 01b , TE output is high (1) when the display is in the Vertical Non-Display Period (VNDP) and low (0) when the display is in Vertical Display Period (VDISP) Bit[6:5] = 10b , Line Count Bit[6:5] = 11b , Reserved Bit[7] = 0 , the selected condition in not occurring Bit[7] = 1 , the selected condition in not occurring Bit[8] = 0 , TE is output Bit[8] = 1 , TE is not output	
HDISP	P1	60824	0	0	0	A[15:0] -> A[18:16]								Horizontal Display Width Register (HDISP)
	P2	D[7:0]	1	0	0	Horizontal Display Width								Bit[6:0] = horizontal display width in pixels + 8
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	
HNDP	P1	60826	0	0	0	A[15:0] -> A[18:16]								Horizontal Non-Display Period Register (HNDP)
	P2	D[7:0]	1	0	0	Horizontal Non-Display Period								Bit[6:0] = horizontal non-display period in PCLK's
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	
VDISP	P1	60828	0	0	0	A[15:0] -> A[18:16]								Vertical Display Height Register (VDISP)
	P2	D[7:0]	1	0	0	Vertical Display Height								Bit[9:0] = vertical display height in lines
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	Vertical Display Height		
VNDP	P1	6082A	0	0	0	A[15:0] -> A[18:16]								Vertical Non-Display Period Register (VNDP)
	P2	D[7:0]	1	0	0	Vertical Non-Display Period								Bit[7:0] = vertical non-display period in lines
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	


Command	Parameter	HEX	A0	/CS	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions		
						D15	D14	D13	D12	D11	D10	D9	D8			
HSW	P1	6082C	0	0	0	A[15:0] -> A[18:16]								HS Pulse Width Register (HSW)		
	P2	D[7:0]	1	0	0	HS Pulse Polarity	HS Pulse Width								Bit[6:0] = HS pulse width in PCLK's Bit[7] = 0, the horizontal sync signal is active low Bit[7] = 1, the horizontal sync signal is active high	
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		
HPS	P1	6082E	0	0	0	A[15:0] -> A[18:16]								HS Pulse Start Position Register (HPS)		
	P2	D[7:0]	1	0	0	n/a	HS Pulse Start Position								Bit[6:0] = HS pulse start position in PCLK's	
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		
VSW	P1	60830	0	0	0	A[15:0] -> A[18:16]								VS Pulse Width Register (VSW)		
	P2	D[7:0]	1	0	0	VS Pulse Polarity	n/a	VS Pulse Width								Bit[5:0] = VS pulse width in lines Bit[7] = 0, the vertical sync signal is active low Bit[7] = 1, the vertical sync signal is active high
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		
VPS	P1	60832	0	0	0	A[15:0] -> A[18:16]								VS Pulse Start Position Register (VPS)		
	P2	D[7:0]	1	0	0	VS Pulse Start Position								Bit[7:0] = VS pulse start position in lines		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		
TE Line Count	P1	60834	0	0	0	A[15:0] -> A[18:16]								TE Line Count Register		
	P2	D[7:0]	1	0	0	TE Line Count								These bits specify the line count value that is compared with the internal vertical line counter		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		TE Line Count	
Main Layer Setting	P1	60840	0	0	0	A[15:0] -> A[18:16]								Main Layer Setting Register		
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	Main Layer Rotation Select	Main Layer Color Depth				Bit[2:0] = 000b, RGB 8:8:8 (default) Bit[2:0] = 001b, RGB 5:6:5 Bit[2:0] = 010b/011b/111b, Reserved Bit[2:0] = 100b, 24 bpp + LUT1 Bit[2:0] = 101b, 16 bpp + LUT1 Bit[2:0] = 110b, 8 bpp + LUT1 Bit[4:3] = 00b, 0° (Normal) Bit[4:3] = 01b, 90° Bit[4:3] = 10b, 180° Bit[4:3] = 11b, 270° Bit[8] = 0, Synchronous latching of multi-byte layer registers is enabled Bit[8] = 1, Synchronous latching of multi-byte layer registers is disabled		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		Multi-Byte Layer Registers Synchronous Latching Disable	
Main Layer Start Address 0	P1	60842	0	0	0	A[15:0] -> A[18:16]								Main Layer Start Address Register 0		
	P2	D[7:0]	1	0	0	Main Layer Start Address								Bit[15:0] is Bit[15:0] of Main Layer Start Address ,but Bit[1:0] must be set to 00b		
		D[15:8]	1	0	0	Main Layer Start Address										
Main Layer Start Address 1	P1	60844	0	0	0	A[15:0] -> A[18:16]								Main Layer Start Address Register 1		
	P2	D[7:0]	1	0	0	n/a		n/a	n/a	n/a	Main Layer Start Address			Bit[2:0] is Bit[18:16] of Main Layer Start Address		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a		
Main Layer Width	P1	60846	0	0	0	A[15:0] -> A[18:16]								Main Layer Width Register		
	P2	D[7:0]	1	0	0	Main Layer Width								Read Only		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	Main Layer Width				
Main Layer Height	P1	60848	0	0	0	A[15:0] -> A[18:16]								Main Layer Height Register		
	P2	D[7:0]	1	0	0	Main Layer Height								Read Only		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	Main Layer Height				
PIP Layer Setting	P1	60850	0	0	0	A[15:0] -> A[18:16]								PIP Layer Setting Register		
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	Bit[2:0] = 000b, RGB 8:8:8 (default) Bit[2:0] = 001b, RGB 5:6:5 Bit[2:0] = 010b/011b/111b, Reserved Bit[2:0] = 100b, 24 bpp + LUT1 Bit[2:0] = 101b, 16 bpp + LUT1 Bit[2:0] = 110b, 8 bpp + LUT1 Bit[4:3] = 00b, 0° (Normal) Bit[4:3] = 01b, 90° Bit[4:3] = 10b, 180° Bit[4:3] = 11b, 270°		
		D[15:8]	1	0	0	n/a	n/a	n/a	PIP Layer Rotation Select	PIP Layer Color Depth						
PIP Layer Start Address 0	P1	60852	0	0	0	A[15:0] -> A[18:16]								PIP Layer Start Address Register 0		
	P2	D[7:0]	1	0	0	PIP Layer Start Address								Bit[15:0] is Bit[15:0] of Main Layer Start Address ,but Bit[1:0] must be set to 00b		
		D[15:8]	1	0	0	PIP Layer Start Address										
PIP Layer Start Address 1	P1	60854	0	0	0	A[15:0] -> A[18:16]								PIP Layer Start Address Register 1		
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	Bit[2:0] is Bit[18:16] of Main Layer Start Address		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	PIP Layer Start Address					
PIP Layer Width	P1	60856	0	0	0	A[15:0] -> A[18:16]								PIP Layer Width Register		
	P2	D[7:0]	1	0	0	PIP Layer Width								Bit[9:] = PIP Layer Horizontal Display Period in number of pixels Layer Horizontal Display Period in number of pixels		
		D[15:8]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	PIP Layer Width				

Command	Parameter	HEX	A0	/CS	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
						D15	D14	D13	D12	D11	D10	D9	D8	
PIP Layer Height	P1	60858	0	0	0	A[15:0] -> A[18:16]								PIP Layer Height Register
	P2	D[7:0]	1	0	0	PIP Layer Height								Bit[9:] = PIP Layer Vertical Display Period in number of lines
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	PIP Layer Height		
PIP Layer X Start Position	P1	6085A	0	0	0	A[15:0] -> A[18:16]								PIP Layer X Start Position Register
	P2	D[7:0]	1	0	0	PIP Layer X Start Position								These bits specify X start position of the PIP Layer on the panel, in lines
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	PIP Layer X Start Position			
PIP Layer Y Start Position	P1	6085C	0	0	0	A[15:0] -> A[18:16]								PIP Layer Y Start Position Register
	P2	D[7:0]	1	0	0	PIP Layer Y Start Position								These bits specify Y start position of the PIP Layer on the panel, in lines
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	PIP Layer Y Start Position			
PIP Enable	P1	60860	0	0	0	A[15:0] -> A[18:16]								PIP Enable Register
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	Blink/Fade Status (RO)	Blink/Fade Effect		Bit[2:0] = 000b, Blank Bit[2:0] = 001b, Normal Bit[2:0] = 010b, Blink 1 Bit[2:0] = 011b, Blink 2	
D[15:8]		1	0	0	Blink/Fade Period						n/a	Bit[2:0] = 100b, Fade Out Bit[2:0] = 101b, Fade In Bit[2:0] = 110b, Fade In/Out Continuous Bit[2:0] = 111b, Reserved Bit[3] = 0b, the PIP layer is not blinking or fading Bit[3] = 1b, the PIP layer is in the process of blinking or fading Bit[15:9] = blink/fade period in frames - 1		
Alpha Blending	P1	60862	0	0	0	A[15:0] -> A[18:16]								Alpha Blending Register
	P2	D[7:0]	1	0	0	n/a	Alpha Blending Ratio						Alpha Blending Step	Bit[6:0] = 0000000b,0000001b.....0111111b,1000000b : 64:0 (no PIP),63:1 ..... 1:63,0:64(full PIP) ; 1000001b ~ 1111111b : Reserved
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	Bit[9:8] = 00b, 1 Bit[9:8] = 01b, 2 Bit[9:8] = 10b, 4 Bit[9:8] = 11b, 8			
Transparency	P1	60864	0	0	0	A[15:0] -> A[18:16]								Transparency Register
	P2	D[7:0]	1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a	Transparency Enable	Bit[0] = 0b, transparency is disabled Bit[0] = 1b, transparency is enabled
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a			
Transparency Key Color 0	P1	60866	0	0	0	A[15:0] -> A[18:16]								Transparency Key Color Register 0
	P2	D[7:0]	1	0	0	Key Color Blue								Bit[15:8] is Key Color Green bits [7:0]
D[15:8]		1	0	0	Key Color Green								Bit[7:0] is Key Color Blue bits [7:0]	
Transparency Key Color 1	P1	60868	0	0	0	A[15:0] -> A[18:16]								Transparency Key Color Register 1
	P2	D[7:0]	1	0	0	Key Color Red								Bit[7:0] is Key Color Red bits [7:0]
D[15:8]		1	0	0	n/a	n/a	n/a	n/a	n/a	n/a	n/a			
GPIO Configuration	P1	608D0	0	0	0	A[15:0] -> A[18:16]								GPIO Configuration Register
	P2	D[7:0]	1	0	0	GPIO7 Config	GPIO6 Config	GPIO5 Config	GPIO4 Config	GPIO3 Config	GPIO2 Config	GPIO1 Config	GPIO0 Config	Bit[15:0] = 0b (default), the corresponding GPIO pin is configured as an input pin Bit[15:0] = 1b , the corresponding GPIO pin is configured as an output pin
D[15:8]		1	0	0	GPIO15 Config	GPIO14 Config	GPIO13 Config	GPIO12 Config	GPIO11 Config	GPIO10 Config	GPIO9 Config	GPIO8 Config		
GPIO Status and Control	P1	608D2	0	0	0	A[15:0] -> A[18:16]								GPIO Status and Control Register
	P2	D[7:0]	1	0	0	GPIO7 Status	GPIO6 Status	GPIO5 Status	GPIO4 Status	GPIO3 Status	GPIO2 Status	GPIO1 Status	GPIO0 Status	When GPIOx is configured as an output: Bit[15:0] = 0b, GPIOx low Bit[15:0] = 1b, GPIOx high
D[15:8]		1	0	0	GPIO15 Status	GPIO14 Status	GPIO13 Status	GPIO12 Status	GPIO11 Status	GPIO10 Status	GPIO9 Status	GPIO8 Status		
GPIO Pull-Down Control	P1	608D4	0	0	0	A[15:0] -> A[18:16]								GPIO Pull-Down Control Register
	P2	D[7:0]	1	0	0	GPIO7 Pull-down Control	GPIO6 Pull-down Control	GPIO5 Pull-down Control	GPIO4 Pull-down Control	GPIO3 Pull-down Control	GPIO2 Pull-down Control	GPIO1 Pull-down Control	GPIO0 Pull-down Control	Bit[15:0] = 0b, the pull-down resistor for the associated GPIO pin is inactive. Bit[15:0] = 1b, the pull-down resistor for the associated GPIO pin is active.
D[15:8]		1	0	0	GPIO15 Pull-down Control	GPIO14 Pull-down Control	GPIO13 Pull-down Control	GPIO12 Pull-down Control	GPIO11 Pull-down Control	GPIO10 Pull-down Control	GPIO9 Pull-down Control	GPIO8 Pull-down Control		

Note: Access of PLL Setting 0, PLL Setting 1, PLL Setting 2 and Internal Clock Configuration is only possible in Power Save Mode PSM0.

**9.2 Data Expansion**


Between VRAM and the panel interface, data is expanded(or bit covered) to 24-bit by copying the MSBs to the LSBs as follows.




For more information and details please refer to S1D13L01 datasheet.

### 10. Touch panel Design Precautions


1. It should prevent front case touching the touch panel Active Area (A.A.) to prevent abnormal touch. It should left gab (e.g. 0.2~0.3mm) in between.




2. Outer case design should take care about the area outside the A.A. Those areas contain circuit wires which is having different thickness. Touching those areas could deform the ITO film. As a result case the ITO cold be damaged and shorten its lifetime. It is suggested to protect those areas with gasket (between the front case and the touch panel). The suggested figures are  $B \geq 0.50\text{mm}$ ;  $C \geq 0.50\text{mm}$ .



3. The front case side wall should keep space (e.g. 0.2 ~ 0.3mm) from the touch panel.



4. In general design, touch panel V.A. should be bigger than the LCD V.A. and touch panel A.A. should be bigger than the LCD A.A.





## 11. Precautions of using LCD Modules

### Mounting

- For mounting use the holes arranged in the four corners of the LCD Module.
- Make sure to provide an even force on to LCD module. Uneven force (ex. twisted stress) should not be applied to the module. The casing on which a module is mounted should have sufficient strength to absorb any external force, so the force can't be transmitted directly to the module.
- It is suggested to attach a transparent protective plate to the surface of the module in order to protect the polarizer. It should have sufficient strength to resist external force.
- The housing should provide sufficient thermal radiation to satisfy the temperature specification.
- Acetic Acid type and Chlorine-type materials for the cover case are not desirable because the former generates corrosive gases, which may attack the polarizer at high temperatures which may cause circuit break by electro-chemical reactions.
- Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. Never treat the polarizer with chemical agents. Do not touch the surface of polarizer with bare hand or greasy cloth. Otherwise it may result in some cosmetics deterioration of the polarizer.
- When the surface becomes dusty, please wipe gently with absorbent cotton or another soft material. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer may affect the appearance.

### Operating

- Spike noise may cause deterioration of the circuitry. Noise should be within a range of  $\pm 200\text{mV}$ . (Over and under voltage)
- The LCD response time is depends on the temperature. (At lower temperatures, it becomes slower)
- Brightness depends on the temperature as well. (At lower temperatures, it becomes less bright and it takes more time until the brightness is stable after power on).
- Try to avoid sudden temperature change, because they may cause condensation. Condensation may damage the polarizer or the circuitry. After fading condensation a smear or spot may occur.
- When fixed patterns are displayed for a long time, remnant images are likely to occur.
- The LCD module incorporates high frequency circuitry. Sufficient suppression of electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized interferences.

### Electrostatic Discharge Control

- Since a module is composed of electronic circuits, it may be affected by electrostatic discharge.
- Make sure that the worker, who is assembling the module into equipment, is connected to ground through a ESD wrist band or insure other ESD protection.
- Avoid touching any electrical contact of the module without proper ESD protection.

### Strong Light Exposure

- Strong light exposure causes degradation of polarizer and color filter.

### Storage

- When storing modules as spares for a long time, precautions are necessary.
- Store the LCD modules in a dark place.
- Do not expose the module to sunlight or fluorescent light.
- Keep the temperature between  $5^{\circ}\text{C}$  and  $35^{\circ}\text{C}$  at normal humidity.
- The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

### Protection Film

- When the protection film is peeled off, static electricity is generated between the film and polarizer. The film should be peeled off slowly and carefully by people who are electrically grounded. It is suggested to do that process while using an ion air blower or other suitable ESD equipment.
- The protection film is attached to the polarizer with a small amount of glue. If some stress is applied e.g. by rubbing the protection film against the polarizer during the time it is peeled off, some protection film may remain on top of the polarizer. Please carefully peel off the remaining protection film without rubbing it against the polarizer.
- When the module, with protection film attached, is stored for a long time, some very small amount of glue may remain still on the polarizer after the protection film is peeled off. You can remove the glue easily. In such a case please wipe them off with absorbent cotton or another soft material.

### Transportation

The LCD modules should not be exposed to drop, shock, excessive pressure, water or sunshine during transportation.



**Appendix A Inspection items and criteria for appearance defects**

Items	Criteria			
Open Segment or Common	Not permitted			
Short	Not permitted			
Wrong Viewing Angle	Not permitted			
Decliners	Not permitted			
Contrast Ration Uneven	According to the limit specimen			
Crosstalk	According to the limit specimen			
White spots	X>1 pixel	A-area	Not permitted	Max 6 spots allowed
		B-area	Max. 1 allowed	
	1/2 pixel<X≤1 pixel	A-area	Not permitted	
		B-area	Max. 2 allowed	
	X≤1/2 pixel	A-area	Max. 1 allowed	
		B-area	Max. 4 allowed	
Black Sport	X>1 pixel	A-area	Not permitted	
		B-area	Max. 2 allowed	
	X≤1/2 pixel	A-area	Max. 1 allowed	
		B-area	Max. 4 allowed	
Line Defect	Apparent vertical horizontal line defects are not permitted			

*Notes:*

1. On Pixel includes 3 dots (RedDot + GreenDot + BlueDot)
2. Definition of Panel "A-area" and "B-area"

