

SPECIFICATION FOR APPROVAL

- () Preliminary Specification
- () Final Specification


Title


15.6" Full HD TFT LCD

Customer	Forte
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP156WF1
Suffix	TLF1

*When you obtain standard approval, please use the above model name without suffix







Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	LVDS SIGNAL TIMING SPECIFICATION	8-9
3-3	SIGNAL TIMING SPECIFICATIONS	10
3-4	SIGNAL TIMING WAVEFORMS	10
3-5	COLOR INPUT DATA REFERNECE	11
3-6	POWER SEQUENCE	12
4	OPTICAL SFECIFICATIONS	13-15
5	MECHANICAL CHARACTERISTICS	16-19
A	APPENDIX. LPL PROPOSAL FOR SYSTEM COVER DESIGN	20-22
6	RELIABLITY	23
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	24
7-2	ЕМС	24
8	PACKING	
8-1	DESIGNATION OF LOT MARK	25
8-2	PACKING FORM	25
9	PRECAUTIONS	26-27
А	APPENDIX. Enhanced Extended Display Identification Data	28-30



RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	Dec. 8. 2008	-	First Draft (Preliminary Specification)	-
0.1	Dec.12. 2008	17,18,19		-
			·····	




1. General Description

The LP156WF1 is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD resolution(768 vertical by 1366 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP156WF1 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP156WF1 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156WF1 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.6 inches diagonal
Outline Dimension	360(H, max) × 210(V, max) × 5.7(D,max) [mm]
Pixel Pitch	0.17925 mm x 0.17925 mm
Pixel Format	1920 horiz. By 1080 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	300 cd/m ² (Typ.5 point)
Power Consumption	Total TBD Watt(Typ.) @ LCM circuit TBD Watt (Typ.), B/L input TBD Watt (Typ.)
Weight	TBD g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Hard Coating(3H), Anti-Glare treatment of the front polarizer
RoHS Comply	Yes

Ver. 0.0




2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes
	Symbol	Min	Max	Units	Notes
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 \pm 5°C
Operating Temperature	Тор	0	50	°C	1
Storage Temperature	Нѕт	-20	60	°C	1
Operating Ambient Humidity	Нор	10	90	%RH	1
Storage Humidity	Нѕт	10	90	%RH	1

Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.





3. Electrical Specifications

3-1. Electrical Characteristics


The LP156WD1 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.

Parameter	Symbol		Values		Linit	Notes
Parameter	Symbol	Min	Тур	Max	Unit	notes
LOGIC :						
Power Supply Input Voltage	VCC	3.0	3.3	3.6	V _{DC}	1
Power Supply Input Current	I _{cc}	-	TBD	TBD	mA	1
Power Consumption	Pc	-	TBD	TBD	Watt	
Power Supply Inrush Current	Icc_p	-	-	TBD	mA	
Differential Impedance	Zm	90	100	110	Ohm	2
BACKLIGHT : (with LED Driver)						
LED Power Input Voltage	Vled	TBD	TBD	TBD	V	
LED Power Input Current	Iled	-	TBD	TBD	mA	3
LED Power Consumption	Pled		TBD	TBD	W	3
LED Power Inrush Current	ILED_P		-	TBD	mA	
PWM Dimming (Duty) Ratio	-	TBD	-	100	%	4
PWM Impedance	Zрwм	TBD	TBD	TBD	k	
PWM Frequency	Fрwм	TBD	-	1000	Hz	5
PWM High Level Voltage	V _{PWM_H}	TBD	TBD	TBD	V	
PWM Low Level Voltage	V _{PWM_L}	TBD	-	TBD	V	
LED_EN High Voltage	V _{LED_EN_H}	TBD	TBD	TBD	V	
LED_EN Low Voltage	V _{LED_EN_L}	TBD	-	TBD	V	
Life Time		TBD	-	-	Hrs	6

Table 2. ELECTRICAL CHARACTERISTICS

Note)

^{1.} The specified Icc current and power consumption are under the Vcc = 3.3V, 25 , fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.



- 2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
- 3. The specified LED current and power consumption are under the VIed = 12.0V, 25 , Dimming of Max Iuminance whereas White pattern is displayed and fv is the frame frequency.
- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 6. The life time is determined as the time at which brightness of LED is 50% compare to that of initial value at the typical LED current. These LED backlight has 6 strings on it and the typical current of LED's string is base on 20mA.

Ver. 0.0




3-2. Interface Connections

This LCD employs one interface connections, a 40 pin connector is used for the module electronics interface and LED Driver.

The electronics interface connector is a model 20455-040E-0x manufactured by I-PEX.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1 NC No connection 1 2 VCC Power Supply, 3:3V Typ. 3 VCC Power Supply, 3:3V Typ. 4 V EEDID DDC 3:3V power 5 BIST Built-In Self Test 6 Cik EEDID DDC Cock 7 DATA EEDID DDC Cock 8 Odd, Rino. Negative LVDS differential data input 9 Odd, Rino. Negative LVDS differential data input 11 Cdd, Rini. Negative LVDS differential data input 12 Odd, Rini. Negative LVDS differential data input 13 VSS2 Ground 14 Odd, Rini. Negative LVDS differential data input 15 Odd, Rini. Negative LVDS differential data input 16 VSS3 Ground 17 Odd, Rini. Negative LVDS differential data input 18 VSS3 Ground 20 Even, Rino. Negative LVDS differential data input 21 Even, Rino. Negative LVDS differential data input 22 VSS6 Ground 23 Even, Rini. Negative LVDS differential data input 24 Even, Rini. Negative LVDS differential data input 25 VSS	Pin	Symbol	Description	Notes
2 VCC Power Supply, 3.3V Typ. 3 VCC Power Supply, 3.3V Typ. 4 VEEDDD DDC 3.3V power 5 BIST Built-In Soit Test 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Clock 8 Odd Rino Negative LVDS differential data input 9 Odd Rino Positive LVDS differential data input 10 VSSI Ground 12 Odd Rini- Positive LVDS differential data input 13 VSS2 Ground 14 Odd Rini- Negative LVDS differential data input 15 Odd Rini- Negative LVDS differential data input 16 VSS2 Ground 17 Odd CikiN- Negative LVDS differential dots input 18 Odd CikiN- Positive LVDS differential data input 19 VSS4 Ground 21 Even, Rino- Positive LVDS differential data input 22 VSS5 Ground 23 Even, Rino- Positive LVDS differential data input 24 Even, Rino- <td< td=""><td></td><td>-</td><td></td><td></td></td<>		-		
3 VCC Power Suppy 3.3V Typ. 4 V EEDID DDC 3.3V power 5 BitT Buit-In Self Test 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Data 8 Odd Rind- Negative LVDS differential data input 10 VSS1 Ground 11 Odd Rind- Negative LVDS differential data input 12 Odd Rind- Negative LVDS differential data input 13 VSS2 Ground 14 Odd Rind- Negative LVDS differential data input 15 Odd Rind- Negative LVDS differential data input 16 VSS3 Ground 17 Odd Rin2- Positive LVDS differential data input 16 VSS3 Ground 17 Odd CikiN- Negative LVDS differential data input 18 Odd CikiN- Negative LVDS differential data input 19 VSS4 Ground Ground 21 Even Rind- Negative LVDS differential data input ILCD Module Rear View] 22 VSS5 Ground ILCD Module Rear View		VCC		
4 V EEDIO DOC 339 yooker 1, Interface chips 5 BIST Built in Self Test 1.1 LCD : SW, ST2, BS (LCD Controller) 6 Citk EEDID DOC Clock 1.1 LCD : SW, ST2, BS (LCD Controller) 7 DATA EEDID DOC Clock 1.1 LCD : SW, ST2, BS (LCD Controller) 8 Odd, Rind- Negative LVDS differential data input - equivalent 9 Odd, Rind- Pestive LVDS differential data input - equivalent 10 VSSI Ground 2.1 CD : 20455-040E-0x, I-PEX 11 Odd, Rind- Pestive LVDS differential data input - 2.1 LCD : 20455-040E-0x, I-PEX 13 VSSI Ground - equivalent. 2.3 Connector 14 Odd, Rind- Pestive LVDS differential data input - equivalent. - equivalent. 14 Odd, Rind- Positive LVDS differential data input - equivalent. - equivalent. 16 VSSI Ground - equivalent. - equivalent. 16 VSSI Ground - equivalent. - equivalent. 17 Odd, Rind- Positive LVDS differential data input - equivalent. - equivale	3	VCC		
5 BIST Built-In Self Test 1.1 LCD: XW, ST2, BS (LCD Controller) including LVDS Receiver 7 DATA EEDID DDC Clock 1.2 System: THC63LVDF823A or equivalent 8 Odd, Rind- Negative LVDS differential data input Pin to Pin compatible with LVDS 9 Odd, Rind- Negative LVDS differential data input Pin to Pin compatible with LVDS 10 VSS1 Ground 2. Connector 11 Odd, Rind- Negative LVDS differential data input 2. Connector 12 Odd, Rind- Negative LVDS differential data input 2. Connector 12 Odd, Rind- Negative LVDS differential data input 2. Connector 14 Odd, Rind- Negative LVDS differential data input 2.3 Connector pin arrangement 16 VSS2 Ground 1 17 Odd CikiN- Negative LVDS differential clock input 18 Odd CikiN- Negative LVDS differential data input 20 Even, Rind- Positive LVDS differential data input 21 Even, Rind- Positive LVDS differential data input 22 VSS3 Ground 23 Even, Rind- Positive LVDS differential data input 24 Even, Rind- Positive LVDS differential data input 25	4	V EEDID		
6 Cik EEDiD DDC Clock including LVDS Receiver 7 DATA EEDiD DDC Data 1.2 System : THC63LUDF823A 8 Odd, Rind- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd, Rind- Positive LVDS differential data input * Dit to Pin to Pin compatible with LVDS 10 VSS1 Ground 2.1 LCD :20455-040E-0x, LPEX 11 Odd, Rint- Positive LVDS differential data input 2.1 LCD :2.0 connector 12 Odd, Rint- Positive LVDS differential data input 2.2 Mating: :20455-040E-0x, LPEX or equivalent. 13 VSS2 Ground 2.1 LCD :2.0 Atta (the provide state input 2.1 LCD :2.0 Connector 14 Odd, Rin2- Negative LVDS differential data input 2.3 Connector pin arrangement 40 1 16 Odd, Rin2- Negative LVDS differential data input 2.0 Connector 2.1 LCD :2.0 Module Rear View] 20 Even, Rin0- Negative LVDS differential data input 2.0 Connector 2.1 LCD :2.0 Module Rear View] 21 Even, Rin0- Negative LVDS differential data input 2.0 KEX	5	BIST	Built-In Self Test	
1 Drive LUDD Drougeness or equivalent 8 Odd_Rino- Positive LVDS differential data input Pin to Pin compatible with LVDS 10 VSS1 Ground 2.1 LCD 20455-040E-0x, I-PEX 11 Odd_Rin1+ Positive LVDS differential data input 2.1 LCD 20455-040E-0x, I-PEX 13 VSS2 Ground 2.2 Mating: 20455-040E-0x, I-PEX or equivalent 14 Odd_Rin2+ Positive LVDS differential data input 2.3 Connector 2.3 Connector 16 VSS3 Ground 2.3 Connector pin arrangement 40 11 15 Odd_Rin2+ Positive LVDS differential clock input 2.3 Connector pin arrangement 2.4 Mating: 20453-040T-0x, I-PEX 16 VSS3 Ground Ground 1 1 17 Odd_ClkIN+ Positive LVDS differential clock input 2.4 Mating: 20453-040T-0x, I-PEX 0 20 Even_Rin0- Negative LVDS differential clock input 2.4 Mating: 20453-040T-0x, I-PEX 0 21 Even_Rin0+ Positive LVDS differential clock input 1 1.2 CD Module Rear View] ILCD Module Rear View] 22 <t< td=""><td>6</td><td>Clk EEDID</td><td>DDC Clock</td><td></td></t<>	6	Clk EEDID	DDC Clock	
8 Odd_Rin0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_Rin1- Positive LVDS differential data input 2. Connector 10 VSS1 Ground 2. Connector 11 Odd_Rin1- Negative LVDS differential data input 2. LCD 2.0455-040E-0x, I-PEX or its compatibles 12 Odd_Rin2- Negative LVDS differential data input 2.1 LCD 2.0453-040F-0x, I-PEX or its compatibles 13 VSS2 Ground 2.1 Connector 2.1 LCD 2.0455-040F-0x, I-PEX or its compatibles 14 Odd_Rin2- Negative LVDS differential data input 2.0 Connector pin arrangement 40 1 15 Odd_CRIN4- Positive LVDS differential clock input 1 1 1 16 VSS3 Ground [LCD Module Rear View] 1 20 Even_Rin0- Negative LVDS differential data input 2 1 21 Even_Rin1- Negative LVDS differential data input 2 1 1 22 VSS5 Ground 2 1 2 1 2 23 Even_Rin1+ Positiv	7	DATA EEDID	DDC Data	
9 Odd, Rin0+ Positive LVDS differential data input 2. Connector 11 Odd, Rin1+ Negative LVDS differential data input 2.1 LCD :20455-040E-0x, I-PEX 12 Odd, Rin1+ Positive LVDS differential data input 2.2 Mating ::20455-040E-0x, I-PEX or its compatibles 13 VSS2 Ground 2.2 Mating ::20453-040T-0x, I-PEX or equivalent. 14 Odd, Rin2+ Positive LVDS differential data input 2.3 Connector 2.3 Connector 16 VSS3 Ground 2.3 Connector 2.3 Connector 17 Odd, CiN1+ Positive LVDS differential clock input 2.40 1 18 Odd, CiN1+ Positive LVDS differential clock input 2.3 Connector 1 19 VSS4 Ground 1 1 1 20 Even, Rin0+ Negative LVDS differential data input 2 1 1 23 Even, Rin1+ Positive LVDS differential data input 2 1 1 1 24 Even, Rin2+ Positive LVDS differential data input 2 1 1 1 24 Even, Rin2+ <	8	Odd_Rin0-	Negative LVDS differential data input	
10 Odd_Rint- Negative LVDS differential data input 2.1 LCD :20456-040E-0x, I-PEX or its compatibles 12 Odd_Rint- Positive LVDS differential data input 2.2 Mating: 20453-040T-0x, I-PEX or equivalent. 13 VSS2 Ground 2.2 Mating: 20453-040T-0x, I-PEX or equivalent. 14 Odd_Rin2- Negative LVDS differential data input 2.3 Connector pin arrangement 15 Odd_Rin2- Negative LVDS differential data input 2.3 Connector pin arrangement 16 VSS3 Ground	9	Odd_Rin0+	Positive LVDS differential data input	
11 Odd_Rin1- Negative LVDS differential data input or its compatibles 12 Odd_Rin1- Positive LVDS differential data input 2.2 Mating : 20453-040T-0x, LPEX or equivalent. 13 VSS2 Ground 2.3 Connector pin arrangement 14 Odd_Rin2+ Positive LVDS differential data input 2.3 Connector pin arrangement 15 Odd_Rin2+ Positive LVDS differential clock input 2.3 Connector pin arrangement 16 VSS3 Ground 1 17 Odd_CikIN- Positive LVDS differential clock input 2.0 Mating : 20453-040T-0x, LPEX or equivalent. 18 Odd_CikIN- Positive LVDS differential clock input 1 20 Even_Rin0- Negative LVDS differential data input 1 21 Even_Rin1- Negative LVDS differential data input 1 22 VSS5 Ground 1 1 23 Even_Rin1- Negative LVDS differential data input 1 1 24 Even_Rin2- Negative LVDS differential data input 1 1 25 VSS7 Ground 1 1 1 26 Even_R	10	VSS1	Ground	
12 Odd Rin1+ Positive LVDS differential data input 2.2 Mating : 20453-040T-0x, I-PEX or equivalent. 13 VSS2 Ground .3 Connector pin arrangement 14 Odd Rin2+ Positive LVDS differential data input .3 Connector pin arrangement 16 VSS3 Ground .1 17 Odd CikIN+ Negative LVDS differential clock input .3 Connector pin arrangement 18 Odd CikIN+ Negative LVDS differential clock input .3 Connector pin arrangement 19 VSS4 Ground	11	Odd_Rin1-	Negative LVDS differential data input	· · ·
14 Odd_Rin2- Negative LVDS differential data input 15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_CikIN+ Negative LVDS differential clock input 18 Odd_CikIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Negative LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential clock input 28 VSS7 Ground 30 Even_CikIN- Negative LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection	12	Odd_Rin1+	Positive LVDS differential data input	2.2 Mating : 20453-040T-0x, I-PEX
 14 Odd_Rh2- Negative LVDS differential data input 15 Odd_Rh2+ Positive LVDS differential clock input 16 V\$S3 Ground 17 Odd_ClkIN+ Negative LVDS differential clock input 18 Odd_ClkIN+ Negative LVDS differential clock input 19 V\$S4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 V\$S5 Ground 23 Even_Rin1+ Negative LVDS differential data input 24 Even_Rin1+ Negative LVDS differential data input 26 Even_Rin2- Negative LVDS differential data input 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 V\$S7 Ground 29 Even_ClkIN+ Positive LVDS differential clock input 20 Even_ClkIN+ Positive LVDS differential clock input 21 EEV Ground 22 VLED_GND LED Ground 23 VLED_GND LED Ground 24 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 	13	VSS2	Ground	
16 VSS3 Ground 17 Odd_ClkIN- Negative LVDS differential clock input 18 Odd_ClkIN+ Positive LVDS differential clock input 19 VSS4 Ground 200 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Negative LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PVWM for Luminance control 36	14	Odd_Rin2-	Negative LVDS differential data input	2.5 Connector pin anangement
17 Odd_ClkIN- Negative LVDS differential clock input 18 Odd_ClkIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Negative LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWW for Luminance control 36 BL_On Backlight On/Off Control	15	Odd_Rin2+	Positive LVDS differential data input	40 1
18 Odd_ClkIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1+ Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2+ Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN+ Positive LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED <td>16</td> <td>VSS3</td> <td></td> <td>│</td>	16	VSS3		│
19VSS4Ground[LCD Module Rear View]20Even_Rin0-Negative LVDS differential data input21Even_Rin0+Positive LVDS differential data input22VSS5Ground23Even_Rin1+Negative LVDS differential data input24Even_Rin1+Positive LVDS differential data input25VSS6Ground26Even_Rin2+Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN+Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	17	Odd_ClkIN-	Negative LVDS differential clock input	
20Even Rino-Negative LVDS differential data input21Even Rin0+Positive LVDS differential data input22VSS5Ground23Even Rin1+Negative LVDS differential data input24Even Rin1+Positive LVDS differential data input25VSS6Ground26Even Rin2+Negative LVDS differential data input27Even Rin2+Negative LVDS differential data input28VSS7Ground29Even CiklN+Positive LVDS differential clock input30Even CiklN+Positive LVDS differential clock input31VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		Odd_ClkIN+	Positive LVDS differential clock input	
21Even Rin0+Positive LVDS differential data input22VSS5Ground23Even Rin1+Negative LVDS differential data input24Even Rin1+Positive LVDS differential data input25VSS6Ground26Even Rin2-Negative LVDS differential data input27Even Rin2+Positive LVDS differential data input28VSS7Ground29Even CiklN-Negative LVDS differential clock input30Even CiklN+Positive LVDS differential clock input31VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		VSS4	Ground	[LCD Module Rear View]
22VSS5Ground23Even_Rin1-Negative LVDS differential data input24Even_Rin1+Positive LVDS differential data input25VSS6Ground26Even_Rin2-Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		Even_Rin0-		
23Even_Rin1-Negative LVDS differential data input24Even_Rin1+Positive LVDS differential data input25VSS6Ground26Even_Rin2-Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_CikIN-Negative LVDS differential clock input30Even_CikIN-Negative LVDS differential clock input31VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		· · · · · · · · · · · · · · · ·	Positive LVDS differential data input	
24Even_Rin1+Positive LVDS differential data input25VSS6Ground26Even_Rin2-Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
25VSS6Ground26Even_Rin2-Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPVWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		· · · · · · · · · · · · · · · · ·		
26Even_Rin2-Negative LVDS differential data input27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	1	.		
27Even_Rin2+Positive LVDS differential data input28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
28VSS7Ground29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		· · · · · · · · · · · · · · · · ·		
29Even_ClkIN-Negative LVDS differential clock input30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
30Even_ClkIN+Positive LVDS differential clock input31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
31VLED_GNDLED Ground32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
32VLED_GNDLED Ground33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
33VLED_GNDLED Ground34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)				
34NCNo Connection35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	32	VLED_GND	LED Ground	
35BLIMPWM for Luminance control36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	33	VLED_GND	LED Ground	
36BL_OnBacklight On/Off Control37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	34	NC	No Connection	
37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	35	BLIM	PWM for Luminance control	
37NCNo Connection38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)	36	BL_On	Backlight On/Off Control	
38VLEDLED Power Supply (7V-20V)39VLEDLED Power Supply (7V-20V)		NC	No Connection	
39 VLED LED Power Supply (7V-20V)				
40 VLED LED Power Supply (7V-20V)				
	40	VLED	LED Power Supply (7V-20V)	




🕒 LG Display

Product Specification


3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification



Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V _{ID}	100	600	mV	-
LVDS Common mode Voltage	V _{CM}	0.6	1.8	V	-
LVDS Input Voltage Range	V _{IN}	0.3	2.1	V	-


3-3-2. AC Specification




Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t _{SKEW}	- 400	+ 400	ps L	65MHz
LVDS Clock to Data Skew Margin	t _{SKEW}	- 600	+ 600	ps	65MHz > Fclk 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t _{SKEW_EO}	- 1/7	+ 1/7	T _{clk}	-
Maximum deviation of input clock frequency during SSC	F _{DEV}	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F _{MOD}	-	200	KHz	VDS +

8 / 30






< Clock skew margin between channel >



< Spread Spectrum >

3-3-3. Data Format



< LVDS Data Format >

Dec. 8, 2008



3-4. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

ITEM	Symbol	Min	Тур	Мах	Unit	Note	
DCLK	Frequency		-	69.25	-	MHz	
	Period	t _{HP}	TBD	1040	TBD		
Hsync	Width	t _{wH}	TBD	32	TBD	tCLK	
	Width-Active	t _{wha}	TBD	960	TBD		
	Period	t _{VP}	TBD	1111	TBD		
Vsync	Width	t _{wv}	TBD	5	TBD	tHP	
	Width-Active	t _{wva}	TBD	1080	TBD		
	Horizontal back porch	t _{HBP}	TBD	80	TBD	tCLK	
Data	Horizontal front porch	t _{HFP}	TBD	48	TBD	ICLK	
Enable	Vertical back porch	t_{VBP}	TBD	23	TBD	tHP	
	Vertical front porch	t_{VFP}	TBD	3	TBD	u1P	

Table 6. TIMING TABLE

3-5. Signal Timing Waveforms

Condition : VCC =3.3V





3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

		Input Color Data																	
	Color			RED					GREEN					BLUE					
		MSE						MSE					LSB						LSB
	1	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	B 3	B 2	B 1	B 0
	Black	0	0		0	0	0	0 	0		0	0	0	0 	0	0	0	0	0
	Red	1	1	1 	1 	1 	1	0 	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1 	1	1 	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED					····														
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN										·····						· · · · · · · · · · · · · · · · · · ·	 		
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1		1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	 0	0	0	0	0	0	0	0	0	0	0	 1
BLUE				•••••	•••••					•••••	• • • • • • 						 		
	BLUE (62)	0	0	0	0	0	0	 0	0	0	0	0	0	1			1	1	0
	BLUE (63)	0	0	0	0	0	0	 0	0	0	0	0	0	1			 1	 1	 1

Table 7. COLOR DATA REFERENCE



LP156WF1 Liquid Crystal Display

Product Specification




Table 6. POWER SEQUENCE TABLE

Deremeter		Value		Units	
Parameter	Min. Typ. Max.		Max.		
T ₁	TBD	-	TBD	ms	
T ₂	TBD	-	TBD	ms	
T ₃	TBD	-	TBD	ms	
T ₄	TBD	-	TBD	ms	
T ₅	TBD	-	TBD	ms	
T ₆	TBD	-	TBD	ms	
T ₇	TBD	-	TBD	ms	
T ₈	TBD	-	TBD	ms	
T ₉	TBD	-	TBD	ms	
T ₁₀	TBD	-	TBD	ms	
T ₁₁	TBD	-	TBD	ms	

Note)

1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"

2. Please avoid floating state of interface signal at invalid period.

3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.

4. LED power must be turn on after power supply for LCD and interface signal are valid.



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0°.

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

Ta=25°C, VCC=3.3V, fv=60Hz, f _{CLK} = 69.25MHz, I _{LED} = 20mA	(tvp)
	(90)

Deremeter	Oursela - L		Values	Linite	Natas		
Parameter	Symbol	Min	Тур	Max	Units	Notes	
Contrast Ratio	CR	TBD	-	-		1	
Surface Luminance, white	L _{WH}	TBD	300	-	cd/m ²	2	
Luminance Variation	δ_{WHITE}	-	TBD	TBD]	3	
Response Time	Tr _R + Tr _D	-	8	-	ms	4	
Color Coordinates		••••••	1	[1		
RED	RX	• • • • • • • • • • • • • • • • • • •	TBD		1		
	RY		TBD				
GREEN	GX		TBD				
	GY		TBD				
BLUE	BX		TBD				
	BY		TBD				
WHITE	WX		TBD				
	WY		TBD				
Viewing Angle]	5	
x axis, right(Φ=0°)	Θr	60			degree		
x axis, left (Φ =180°)	Θl	60			degree		
y axis, up (Φ =90°)	Θu	50			degree		
y axis, down (Φ =270°)	Θd	50			degree		
Gray Scale						6	



Note)

1. Contrast Ratio(CR) is defined mathematically as Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $L_{WH} = Average(L_1, L_2, \dots, L_5)$

3. The variation in surface luminance , The panel total variation (δ_{WHITE}) is determined by measuring L_N at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

 $\delta_{\text{WHITE}} = \frac{\text{Maximum}(L_1, L_2, \dots L_{13})}{\text{Minimum}(L_1, L_2, \dots L_{13})}$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr_R) and from black to white(Decay Time, Tr_D). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

6.	Gray	scale	specification
----	------	-------	---------------

 $f_{V} = 60 Hz$

Gray Level	Luminance [%] (Typ)
LO	TBD
L7	TBD
L15	TBD
L23	
1.01	TBD
L39	
L47	
L55	TBD
L63	TBD



FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>






FIG. 3 Response Time

Active Area

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".








5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP156WF1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	$359.3\pm0.5\text{mm}$			
Outline Dimension	Vertical	$209.5\pm0.5\text{mm}$			
	Thickness	5.7mm (max)			
Bezel Area	Horizontal	$349.8\pm0.5\text{mm}$			
Dezel Alea	Vertical	197.1 ± 0.5mm			
Active Display Area	Horizontal	$344.23\pm0.3\text{ mm}$			
Active Display Area	Vertical	193.54 \pm 0.3 mm			
Weight	470g (Max.)				
Surface Treatment	Hard Coating(3H), Anti-Glare treatment of the front polarizer				



<FRONT VIEW>

🕒 LG Display

Note) Unit:[mm], General tolerance: ± 0.5 mm

LP156WF1

Liquid Crystal Display


Dec. 8, 2008

17 / 30






Note) Unit:[mm], General tolerance: \pm 0.5mm



18 / 30



[DETAIL DESCRIPTION OF SIDE MOUNTING SCREW]







- * Screw Length(A) : Max 2.5, Min 2.0
- * Screw Depth(B) : Min 2.5
- * Screw Torque : Max 2.5kgf.cm (Measurement Gauge:Torque Meter)




LPL Proposal for system cover design.(Appendix)








LPL Proposal for system cover design.





LPL Proposal for system cover design.





6. Reliability

Environment test condition

No.	Test Item	Conditions				
1	High temperature storage test	Ta= 60°C, 240h				
2	Low temperature storage test	Ta= -20°C, 240h				
3	High temperature operation test	Ta= 50°C, 50%RH, 240h				
4	Low temperature operation test	Ta= 0°C, 240h				
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis				
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)				
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr				

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



7. International Standards

7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc., Standard for Safety of Information Technology Equipment.
b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association, Standard for Safety of Information Technology Equipment.
c) EN 60950-1:2001, First Edition, European Committee for Electrotechnical Standardization(CENELEC) European Standard for Safety of Information Technology Equipment.

7-2. EMC

a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992

b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.

c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH)
E : MONTH

D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Мо	onth	Jan	Feb	Mar	Apr	Мау	Jun	Jul	Aug	Sep	Oct	Nov	Dec
М	lark	1	2	3	4	5	6	7	8	9	А	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

- a) Package quantity in one box : 20 pcs
- b) Box Size : 482 x 390 x 275



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : V=± 200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 1/3



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 2/3



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 3/3