

SPEC No.	SEN	1_11	Z_PA00
ISSUE:	Dec.	26.	2011

To;

# **PRELIMINARY**

# SPECIFICATIONS (PRELIMINARY)

Product Type Signal processing LSI for 270,000-610,000 pixel CCD

Model No.	LR36B16
	N

\*These specifications contain 38 pages including the cover and appendix. If you have any objections, please contact us before issuing purchasing order.

J. naka i

CUSTOMERS ACCEPTANCE	
DATE:	
BY:	PRESENTED
	BY: V. Nakai



REVIEWED BY: PREPARED BY:

Dept. General Manager

Development Dept. I Sensing Device Division Electronic Components And Devices Group SHARP CORPORATION

### LR36B16



- 1. These specification sheets include materials protected under copyright of Sharp Corporation ("Sharp"). Please do not reproduce or cause anyone to reproduce them without Sharp's consent.
- 2. When using this product, please observe the absolute maximum ratings and the instructions for use outlined in these specification sheets, as well as the precautions mentioned below.
  Sharp assumes no responsibility for any damage resulting from use of the product which does not comply with the absolute maximum ratings and the instructions included in these specification sheets, and the precautions mentioned below.

#### (Precautions)

- (1) Please do verify the validity of this part after assembling it in customer's products, when customer wants to make catalogue and instruction manual based on the specification sheet of this part.
- (2) This product is designed for use in the following application areas;
  - · OA equipment Audio visual equipment · Home appliances
  - · Telecommunication equipment (Terminal) · Measuring equipment
  - · Tooling machines · Computers
  - If the use of the product in the above application areas is for equipment listed in paragraphs
  - (3) or (4), please be sure to observe the precautions given in those respective paragraphs.
- (3) Appropriate measures, such as fail-safe design and redundant design considering the safety design of the overall system and equipment, should be taken to ensure reliability and safety when this product is used for equipment which demands high reliability and safety in function and precision, such as;
  - · Transportation control and safety equipment (aircraft, train, automobile etc.)
  - · Traffic signals · Gas leakage sensor breakers · Rescue and security equipment
  - · Other safety equipment
- (4) Please do not use this product for equipment which require extremely high reliability and safety in function and precision, such as;
  - · Space equipment · Telecommunication equipment (for trunk lines)
  - · Nuclear power control equipment · Medical equipment
- (5) Please contact and consult with a Sharp sales representative if four are any questions regarding interpretation of the above four paragraphs.
- 3. Please contact and consult with a Sharp sales representative for any questions about this product.





		Table of contents
1.	Desc	ription2
2.	Pin	Assignment4
3.	Pin	Description5
4.	Elec	trical characteristics9
	4.1.	Absolute maximum ratings 9
	4.2.	Recommended operating conditions
	4.3.	DC characteristics
	4.4.	Analog characteristics
	4.4.	. AFE block
	4.4.2	. Analog output block
	4.4.3	. Crystal oscillator
	4.4.4	. Regulator block
	4.5.	AC timing
	4.5.1	. 2-wired serial system bus I/O timing
	4.5.2	. Output data timing for OSD I/F (External OSD Controller)
	4.5.3	. Input data timing for OSD I/F (External OSD Controller)
	4.5.4	. Clock output for OSD I/F (OSDCLK: External OSD Controller)
	4.5.5	. Reset pulse
	4.5.6	. CLKO clock, DOUT[7:0] data timing
	4.5.7	. Power ON/OFF sequences
<b>5.</b>	Syst	em Architecture
;	5.1.	CCD Sensor
;	5.2.	Host I/F
;	5.3.	EEPROM
	5.4.	Host I/F access by 2-wired system bus
	5.5.	EEPROM access by 2-wired system bus
;	5.6.	System connection example
6.	Add	itions
	6.1.	Figure of video amplifier frequency characteristics
7.	Pacl	age and packing specification 29



### 1. Description

This product is the LSI equipped with the AFE block contain CDS, PGA and ADC, drive timing pulse generator of the 270-thousand to 610-thousand pixels CCD area sensor, each pulse generator for the television signal, the signal processing function for converting to the video signal from the CCD image converted to digital signal and 750hm video amplifier contains LPF.

### · Features

- AFE for CCD
  - 12bit AD convertor with CCD I/F
  - CDS of 1Vpp input range
  - Input clamping circuit
  - PGA of gain range from -3dB to 36dB
  - Black level calibration circuit
- Timing generator for CCD (TG)
- It corresponds to the CCD of 270-thousand, 410-thousand and 520-thousand pixels for NTSC, 320-thousand, 470-thousand and 610-thousand pixels for PAL.
- Image signal processor (ISP)
  - The automatic exposure control function is equipped.
  - The automatic white balance control function is equipped.
  - The automatic carrier balance equalizer function is equipped.
  - The line crawl compensation function is equipped.
  - The white blemish compensation function is equipped.
  - The gamma correction functions for brightness signal and the color signal are equipped independently.
  - Lens shading compensation function is equipped.
  - It has the output of the DC IRIS control.
  - Security lock function is equipped.
  - Auxiliary LED light control function is equipped.
  - The gamma transition function is equipped.
  - 50Hz flicker suppression function is equipped.
  - OSD (On Screen Display) Menu is equipped (Internal OSD).

Supported 5 language: English, Chinese, Portuguese, Spanish, French

- OSD interface support MB90097 produced by Fujitsu-Semiconductor (External OSD Controller).
- Privacy Mask function is equipped.
- Motion Detect function is equipped.
- Day & Night function is equipped.
- D-WDR (Wide Dynamic Range) function is equipped.
- Noise Reduction function is equipped.
- AF (Auto Focus) function is equipped.
- HLC (High Light Compensation) function is equipped.
- Horizontal mirror function is equipped.



#### Video encoder

- Correspond to NTSC-M, PAL-BDG video format.
- Support standard composite video format.
- 2 channels of 10-bit DA convertors are equipped.
- 75-ohm drive amplifier of 6dB gain with LPF is equipped.
- SAG correction function is equipped.
- It has ITU-R BT.656 digital output interface.
- Support Y/C Separation (DAC output)

#### ■ Others

- 16K bit EEPROM Read/Write function for the adjustment parameter storage. (LR36B16 needs EEPROM which has 16 or more bytes page access feature).
- Host interface is dedicated 2-wired serial interface.
- 1.5V linear regulator is equipped. (3.3V single power supply)
- NTSC: 28.63636MHz crystal oscillator for 270-thousand and 410-thousand pixels CCD is equipped.
- PAL: 28.375MHz crystal oscillator for 320-thousand and 470-thousand pixels CCD is equipped.
- NTSC / PAL: 36MHz crystal oscillator for 520-thousand and 610-thousand pixels CCD is equipped.
- QFN package (HQFN72-P-1010-0.5, Pb free, Halogen free)
- $\bullet$  Operation temperature : -30 to 85  $^{\circ}\text{C}$



#### Pin Assignment OBCAP1 OBCAP0 REFIN CCDIN VCM VRP VRN IREF DREF AVSS YOUT XVDD COUT □ 55 **VIDEO** SEC3 36□ SEC2 □ 56 35 □ **XVDD** SEC1 **□** 57 34 □ XTI SEC0 33 □ **AVSS □** 58 **DVSS** □ 59 32□ XTO **FVDD** □ 60 31 □ LIGHTON FH1 $\square$ 61 30 □ **RSTN** FH2 $\Box$ 62 29 □ SCL **TOP VIEW** FR $\Box$ 63 28 □ **SDA DVSS** □ 64 27 □ **EEPCK PVDD** □ 65 26 □ **EEPDA** V1XD □ 66 25 □ ARROW[3] V2XD □ 67 24 □ ARROW[2] V3XD □ 68 23 □ ARROW[1] V4XD □ 69 22 □ ARROW[0] □ 70 1PIN MARK VH1XD 21 □ **CENTER** 20 □ $P_{71}$ **PVDD** VH3XD 19□ □ 72 **DVSS OFDXD** HD\_CSYNC VD DOUT[2] DOUT[3] DOUT[4] DOUT[1] DOUT[5] RFCTRI ALARM



# 3. Pin Description

No.	Name	PS (*1)	I/O type (*2)	Function	
1	PVDD	P	P	Power supply for digital I/O buffer. (3.3V)	
2	DVSS	P	G	Ground terminal.	
3	CLKO	P	IO_2	Synchronous clock signal terminal of DOUT[0]~DOUT[7]. Output low at reset and unused.	
4 ~	DOUT[0]	P	IO_2	Digital data output terminal for ITU-R BT.656. DOUT[7]: MSB, DOUT[0]: LSB	
11	DOUT[7]	-	10_2	Output low at reset and unused.	
12	IRFCTRL	P	IO_2	IR-Filter control signal output terminal. Output low at reset.	
13	ALARM	P	IO_2	Alarm output signal terminal for Motion Detect function. Output low at reset.	
14	LEDO	P	IO_2	LED control signal output terminal. Output low at reset.	
15	HD_CSYNC	P	IO_2	Horizontal synchronous signal or composite synchronous signal output terminal.  Output low at reset.	
16	VD	P	IO_2	Vertical synchronous signal output terminal. Output low at reset.	
17	OSDCLK	P	O_2	Output low at internal OSD mode. Clock for external OSD controller output terminal. 1/4 of main clock frequency is output at default setting. It can be output same frequency as DSP internal clock by register setting. Connect to OSD controller clock input terminal and set OSD controller to external input mode. Output low at reset.	
18	LDO15	P	0	Power output for digital circuit.(1.5V) (Not Connect other terminals except capacitor.) Connect 2.2µF capacitor between DVSS.	
19	DVSS	P	G	Ground terminal.	
20	PVDD	P	P	Power supply for digital I/O buffer. (3.3V)	
21	CENTER	P	IS	Confirm terminal of selected function for OSD. Please connect it with PVDD when external OSD. (Pull-up) Output Hi-Z at reset.	
22	ARROW[0]	Р	IS	Move up terminal on the OSD menu. Color setting terminal, when external OSD controller is used. Connect to VC3 terminal of external OSD controller. Output Hi-Z at reset.	
23	ARROW[1]	P	IS	Move down terminal on the OSD menu. Please connect it with PVDD when external OSD. (Pull-up) Output Hi-Z at reset.	
24	ARROW[2]	Р	IS	Move left and change display value terminal on the OSD menu. Please connect it with PVDD when external OSD. (Pull-up) Output Hi-Z at reset.	
25	ARROW[3]	Р	IS	Move right and change display value terminal on the OSD menu.  Please connect it with PVDD when external OSD. (Pull-up)  Output Hi-Z at reset.	
26	EEPDA	P	IOS_3	EEPROM serial data I/O terminal. Connect data terminal of EEPROM with pull-up resister.(*3)	
27	EEPCK	P	O_3	EEPROM serial clock output terminal. Connect clock terminal of EEPROM with pull-up resister. (*3)	



No.	Name	PS (*1)	I/O type (*2)	Function
				Data input terminal from the external host to adjust camera
28	SDA	P	IOS_3	parameters.
				Connect data terminal with pull-up resister. (*3)
29	SCL	P	IS	Clock input terminal from the external host to adjust camera
2)	SCL	1	15	parameters.
				Reset signal input terminal.
30	RSTN	P	IS	L: Reset / H: Normal operation
				Hi-Z condition is forbidden for this terminal.
31	LIGHTON	X	I_A	Input terminal for ambient light sensor IC
32	XTO	X	OSC O	Clock oscillator output.
			_	XTO and XTI make oscillator circuit.
33	AVSS	X	G	Ground terminal.
				Clock oscillator input.
2.4	X/TX	37	000 1	Crystal oscillator's frequency
34	XTI	X	OSC_I	(NTSC for 270 / 410-thousand pixcels CCD : 28.63636MHz
				PAL for 320 / 470-thousand pixcels CCD : 28.375MHz
			_	NTSC for 520 / PAL for 610-thousand pixcels CCD : 36MHz)
35	XVDD	X	P	Power supply for analog circuit. (3.3V)
				Video signal output terminal.
36	VIDEO	X	O_A	Refer to 6.1 video amplifier frequency characteristics for connection
				with SAG terminal.
				SAG correction control terminal.
37	SAG	X	I_A	Refer to 6.1 video amplifier frequency characteristics for connection
				with VIDEO terminal.
				Color Difference Signal output terminal from DAC circuit.
38	COUT	X	O 4	Connect 390 $\Omega$ resister between AVSS, when the DAC output
30	CO01	Λ	O_A	signal,
				When the DAC operates in the normal mode, this terminal is open.
39	XVDD	X	P	Power Supply for analog ABE and XTAL.
				Luminance Signal output terminal from DAC circuit.
40	YOUT	X	0.4	Connect 390 $\Omega$ resister between AVSS, when the DAC output
40	1001	Λ	O_A	signal,
				When the DAC operates in the normal mode, this terminal is open.
41	AVSS	X	G	Ground terminal.
				Reference voltage for DAC decoupling terminal.
42	DREF	A3	O_A	Connect 1µF capacitor between AVSS.
			_	Output reference voltage at reset.
				Bias current for internal analog circuit output terminal.
43	IREF	A3	ОА	Connect $8.2k\Omega$ resister between AVSS.
			_	Output reference current at reset.
				Reference voltage for ADC decoupling terminal.
	*****		0 1	Connect 1µF capacitor between VRP and connect 1µF capacito
44	VRN	A3	O_A	between AVSS.
				Output Hi-Z at reset.
		†		Reference voltage for ADC decoupling terminal.
		1.		Connect 1µF capacitor between VRN and connect 1µF capacito
45	VRP	A3	O_A	between AVSS.
				Output Hi-Z at reset.
		+		Common voltage for ADC decoupling terminal.
46	VCM	A3	0.4	Connect 1µF capacitor between AVSS.
40	V CIVI	AS	O_A	Output Hi-Z at reset.
47	AVDD2	A 2	D	
47	AVDD3	A3	P	Power Supply for AFE.
48	AVSS	A3	G	Ground terminal.



No.	Name	PS (*1)	I/O type (*2)	Function	
49	OBCAP0	A3	O_A	Black level integrated voltage output terminal.	
50	OBCAP1	A3	O_A	Connect 1µF capacitor between AVSS.	
30	OBCAI I	AJ	O_A	Output Hi-Z at reset.	
51	REFIN	A3	I_A	Reference signal input terminal. Connect 1μF capacitor between AVSS.	
52	CCDIN	A3	I A	CCD signal input terminal.	
52		4.2	_	Test mode setting terminal.	
53	TEST	A3	I_A	Connect to AVSS. (Pull-down)	
54	MONITOR	A3	O_A	Monitor signal output terminal.	
54	MONTOR	713	0_71	Output Hi-Z at reset.	
55	SEC3	F	I	Modulation setting terminal for security.	
			_	Hi-Z condition is forbidden for this terminal.	
56	SEC2	F	I	Modulation setting terminal for security.	
				Hi-Z condition is forbidden for this terminal.	
57	SEC1	F	I	Modulation setting terminal for security. Hi-Z condition is forbidden for this terminal.	
				Modulation setting terminal for security.	
58	SEC0	F	I	Hi-Z condition is forbidden for this terminal.	
59	DVSS	F	G	Ground terminal.	
60	FVDD	F	P	Power Supply for CCD-driver.	
	· · · · · · · · · · · · · · · · · · ·			Horizontal CCD's driving pulse. Connect to CCD.	
61	FH1	F	O_16	(Connect to CCD)	
				Output Hi-Z at reset.	
				Horizontal CCD's driving pulse. Connect to CCD.	
62	FH2	F	O_16	(Connect to CCD)	
				Output Hi-Z at reset.	
63	FR	F	O_8	Output gate resetting pulse. Connect to CCD via capacitor.	
<i>C</i> 1	DUGG	D/C		Output Low at reset.	
64 65	DVSS PVDD	P/F P	G P	Ground terminal.	
03	PVDD	P	r	Power supply for digital I/O buffer. (3.3V)  Vertical CCD clocking pulse. Connect to V-driver.	
66	V1XD	P	$O_2$	Output high at reset.	
				Vertical CCD clocking pulse. Connect to V-driver.	
67	V2XD	P	O_2	Output high at reset.	
		_		Vertical CCD clocking pulse. Connect to V-driver.	
68	V3XD	P	O_2	Output high at reset.	
(0	174375	Ъ	0.2	Vertical CCD clocking pulse. Connect to V-driver.	
69	V4XD	P	O_2	Output high at reset.	
70	VH1XD	P	0.2	Pixel transfer gate pulse. Connect to V-driver.	
/0	νπιλυ	ľ	O_2	Output high at reset.	
71	VH3XD	P	O_2	Pixel transfer gate pulse. Connect to V-driver.	
/ 1	VIIJAD	1	0_2	Output high at reset.	
72	OFDXD	P	O_2	OFD(Over Flow Drain) pulse. Connect to V-driver.	
. =		_		Output high at reset.	

<sup>(\*1)</sup> A3 means AVDD3, X means XVDD, P means PVDD, F means FVDD

<sup>(\*2)</sup> I/O type is as follows;

<sup>(\*3)</sup> Decide pull-up resister value to meet the condition that the sink current 3mA at VOL=0.4V, and to select larger than "(PVDD - 0.4V) / 3mA".



Symbol	I/O type
IS	Schmidt level input terminal
I	CMOS level input terminal
I_D	CMOS level input terminal (pull-down resister contained)
I_A	Analog input terminal
IO_2	Input and output terminals schmidt level input
	Capable output current is 2mA (when the power is 3.3V)
IO_A	Analog input and output terminal
IOS_3	Input and output terminals schmidt level input
	Capable output current is 3mA (when the power is 3.3V)
O_2	Output terminals
	Capable output current is 2mA. (when the power is 3.3V)
O_3	Output terminals
	Capable output current is 3mA. (when the power is 3.3V)
O_8	Output terminals
	Capable output current is 8mA. (when the power is 3.3V)
O_16	Output terminals
	Capable output current is 16mA. (when the power is 3.3V)
O_A	Analog output terminal
OSC_I	Input terminal for the oscillation circuit
OSC_O	Output terminal for the oscillation circuit



### 4. Electrical characteristics

# 4.1. Absolute maximum ratings

Parameter	Symbol	Min.	Max.	Units	Notes
Power voltages for digital I/O	PVDD	-0.3	4.2	V	
Power voltages for CCD horizontal driver	FVDD	-0.3	4.2	V	
Power voltages for analog circuit1	AVDD3	-0.3	4.2	V	
Power voltages for analog circuit2	XVDD	-0.3	4.2	V	
Input voltages for digital I/O terminals (*1)	VIP	-0.3	PVDD+0.3	V	Equal or less than 4.2V
Input voltages for security terminals (*2)	VIF	-0.3	FVDD+0.3	V	Equal or less than 4.2V
Analog input voltages 1 (*3)	VIA3	-0.3	AVDD3+0.3	V	Equal or less than 4.2V
Analog input voltages 2 (*4)	VIX	-0.3	XVDD+0.3	V	Equal or less than 4.2V
Output voltages for digital I/O terminals (*5)	VOP	-0.3	PVDD+0.3	V	Equal or less than 4.2V
Output voltages for CCD horizontal drivers (*6)	VOF	-0.3	FVDD+0.3	V	Equal or less than 4.2V
Analog output voltages 1 (*7)	VOA3	-0.3	AVDD3+0.3	V	Equal or less than 4.2V
Analog output voltages 2 (*8)	VOX3	-0.3	XVDD+0.3	V	Equal or less than 4.2V
Storage temperature	TSTG	-65	150	$^{\circ}$ C	

(Note) Exceeding any of the above limiting values may result in permanent device damage.

Normal function will not be guaranteed after any the above limiting values is exceeded.

- (\*1) Applied to PVDD power supplied input terminals (I, IS) and I/O terminals (IO 2).
- (\*2) Applied to FVDD power supplied input terminals (I).
- (\*3) Applied to AVDD3 power supplied input terminals.
- (\*4) Applied to XVDD power supplied input terminals.
- (\*5) Applied to PVDD power supplied output terminals (O\_2) and I/O terminals (IO\_2).
- (\*6) Applied to FVDD power supplied output terminals (O 8, O 16).
- (\*7) Applied to AVDD3 power supplied output terminals.
- (\*8) Applied to XVDD power supplied output terminals.



# 4.2. Recommended operating conditions

Parameters	Symbol	Min.	Тур.	Max.	Units	Notes
Digital I/O	PVDD	3.15	3.3	3.6	V	
power supply voltage						
CCD horizontal driver	FVDD	3.15	3.3	3.6	V	
power supply voltage						PVDD=FVDD=
Analog power supply	AVDD3	3.15	3.3	3.6	V	AVDD3=XVDD
voltage1						
Analog power supply	XVDD	3.15	3.3	3.6	V	
voltage2						
			28.636 (*1)			(*1) NTSC(270/410k)
Input clock frequency	CKI	10	28.375 (*2)	36	MHz	(*2) PAL(320/470k)
input clock frequency	CKI	10	36.0(*3)	30	IVIIIZ	(*3) NTSC(520k)
						PAL(610k)
Operating temperature	Ta	-30	25	85	$^{\circ}$	

(Note) Power supply voltages are based on each ground terminal levels.

All of the ground terminals should be same level (AVSS=DVSS=0V).



# 4.3. DC characteristics

(PVDD=FVDD=XVDD=3.15~3.6V, AVSS=DVSS=0V, Ta=-30~85°C)

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Hi leval digital input voltage 1 (*1)	VIH1	0.8PVDD			V	
Lo level digital input voltage 1 (*1)	VIL1			0.2PVDD	V	
Hi leval digital input voltage 2 (*2)	VIH2	0.8FVDD			V	
Lo level digital input voltage 2 (*2)	VIL2			0.2FVDD	V	
Hi leval digital input voltage 3 (*3)	VIH3	1.8			V	
Lo level digital input voltage 3 (*3)	VIL3			1.2	V	
Hysteresis voltage 1 (*4)	VHIS	0.05			V	
Hysteresis voltage 3 (*3)	VHIS3	0.1	0.2	0.3	V	
Digital output Hi voltage 1 (*5)	VOH1	0.8PVDD			V	IOH= -2mA
Digital output Lo voltage 1 (*5)	VOL1			0.2PVDD	V	IOL= 2mA
Digital output Hi voltage 2 (*6)	VOH2	0.8FVDD			V	IOH= -8mA
Digital output Lo voltage 2 (*6)	VOH2			0.2FVDD	V	IOL= 8mA
Digital output Hi voltage 3 (*7)	VOH3	0.8FVDD			V	IOH= -16mA
Digital output Lo voltage 3 (*7)	VOH3			0.2FVDD	V	IOL= 16mA
EEPCK, EEPDA, SDA Lo output voltage	VOLC			0.4	V	IOLC=3mA
Digital input Hi leakage 1 (*1)	IHL1	-10		10	uA	VIN=PVDD
Digital input Lo leakage 1 (*1)	ILL1	-10		10	uA	VIN=0 V
Digital input Hi leakage 2 (*2)	IHL2	-10		10	uA	VIN=FVDD
Digital input Lo leakage 2 (*2)	ILL2	-10		10	uA	VIN=0 V

- (\*1) EEPDA, SCL, SDA, RSTN, CENTER, ARROW[3:0]
- (\*2) SEC0~SEC3
- (\*3) LIGHTON
- (\*4) EEPDA, SCL, SDA, RSTN, CENTER, ARROW[3:0]
- (\*5) V1XD~V4XD, VH1XD, VH3XD, OFDXD, LEDO, HD CSYNC, VD, OSDCLK
- (\*6) FR
- (\*7) FH1, FH2



# 4.4. Analog characteristics

# 4.4.1. AFE block

(Conditions: AVDD3=XVDD=3.3V, AVSS=0V, Ta=25°C)

(Unless otherwise specified: ADC sampling frequency = 18MHz, Input frequency = 1MHz, Input level = 1.0Vpp)

Parameter	Min.	Тур.	Max.	Units	Conditions
Input range (*1)	0.8	1.0		Vpp	Measured downward from clamp voltage. With settings of black level code = 0, PGA gain = 0dB.
Input capacitance (*2)		10		pF	CCDIN terminal
Input bandwidth		1		pixel	CCDIN ~ ADC ADC settling time for step input of full scale -2dB. With setting of PGA gain = 0dB.
Clamp voltage	1.4	1.5	1.6	V	CCDIN and REFIN terminal voltage in CLP active.
VRP voltage	1.9	2.0	2.1	V	
VRN voltage	0.9	1.0	1.1	V	
PGA minimum gain PGA maximum gain PGA resolution	-4.1 35.2 0.0	-3.1 36.2 0.05	-2.1 37.2 0.10	dB dB dB	Value relative to 0dB setting.
Black calibration					At sampling frequency = 18MHz
bandwidth (Time Constant)		456		us	With setting of x1 (default)
(*3)		0.11		us	With setting of x4096

<sup>(\*1)</sup> CCDIN input level when ADC output reaches FFFh.

And it will be change according to operation frequency as follows,

 $\tau [sec] \equiv 8200 / (Fs [Hz] x (speed setting))$ 

<sup>(\*2)</sup> Design reference value

<sup>(\*3)</sup> Black calibration bandwidth can be set from x1 to x4096, 12steps by register setting.



Parameter	Min.	Тур.	Max.	Units	Conditions
MONITOR output gain (*4)	-2	0	+2	dB	REFIN, CCDIN ~ MONOUT
MONITOR output		-7		dB	WINDOW = L (internal signal), (*6) Amplitude difference between input frequency is 190k and 1MHz
bandwidth (*5)		-1		dB	WINDOW = H (internal signal), Amplitude difference between input frequency is 1M and 4MHz
ADC Resolution			12	bit	
ADC diff. nonlinearity(*7)			+3 / <-2.0	LSB	
ADC Integ. nonlinearity		±1.5	±6	LSB	
	0.3	1.5	2.4	LSB rms	With setting of PGA gain = 0dB
AFE total Noise		4.4	TBD	LSB rms	With setting of PGA gain = 18dB
		16.8	TBD	LSB rms	With setting of PGA gain = 30dB

- (\*4) Amplitude difference between MONITOR terminal output and CCDIN terminal input sine wave ingredient signal. With load of CL=30pF to MONITOR terminal.
- (\*5) Monitor terminal output amplitude difference between two input frequencies. With load of CL=30pF to MONITOR terminal.
- (\*6) "WINDOW" is internal signal generated in ISP block.

  Set with following registers WIN\_PS (01E[7:0]), WIN\_PE (083[7:0]), WIN\_LS (0A7[7:0]) and WIN\_LE(0FD[7:0]). Fixed Lo in Default.
- (\*7) Guarantee no missing code in 11bit precision. Range of from -255 to 4095.



### 4.4.2. Analog output block

(Conditions: AVDD3=XVDD=3.3V, AVSS=0V, Ta=25°C)

(Unless otherwise specified: DAC sampling frequency = 36MHz)

•			,		
Parameter	Min.	Typ.	Max.	Units	Conditions
DAC resolution		10		bit	
DAC diff. nonlinearity		±0.6	±2.0	LSB	(*1)
DAC integ. nonlinearity		±0.4	<±1.0	LSB	(*1)
DAC output full scale(FSR)	1.16	1.28	1.40	Vpp	When 1023 code input
Mismatch between DACs		0	4	%	(*2)
Video amplifier output gain	5.0	6.0	7.0	dB	Amplifier input level = 1Vpp (*3)
Video amplifier full scale voltage		2.0	2.6 (*4)	Vpp	
Video amplifier LPF ripple	-1	±0.5	+1	dB	(*5)
LPF out of band rejection	20	30		dB	(*6)
Video amplifier LPF group delay		6	30	ns	(*7)
Analog output total S/(N+D)	45	51		dB	(*8)
Analog output total S/N		54		dB	(*8)


- (\*1) DAC output of ramp wave. (input code :  $0 \sim 1023$ )
- (\*2) Mismatch between DACs, when DC signal of 512(input code: decimal number) is inputted into DAC.

mismatch [%] = 
$$\frac{V_{DAC1} - V_{DAC2}}{V_{DAC1} + V_{DAC2}} \times 100$$

- (\*3) Amplifier input level 1Vpp correspond to DAC output when input code is from 0 to 800.
- (\*4) Distortion characteristic is not guaranteed when output over 2.0Vpp.
- (\*5) Under the condition of "the band of 100kHz  $\sim$ 7.3MHz" in LPFBWL(002h[1]) = 0 or "the band of 100kHz  $\sim$  5.5MHz" in LPFBWL(002h[1]) = 1.
- (\*6) Under the condition of 36MHz in LPFBWL(002h[1]) = 0 or 27MHz in LPFBWL(002h[1]) = 1.
- (\*7) Under the condition of "|GD 3MHz GD 7.3MHz|" in LPFBWL(002h[1]) = 0 or "|GD 3MHz GD 5.5MHz|" in LPFBWL(002h[1]) = 1. Design reference value.
- (\*8) Video amplifier output when the digital sine wave signal of 1MHz and 1Vpp is input to DAC.

Output load resistance :  $150\Omega$ , Output load capacitance : 15pF

#### [Measurement circuit]





# 4.4.3. Crystal oscillator


(Conditions: XVDD=3.3V, XVSS=0V, Ta=25°C)

Parameter	Min.	Тур.	Max.	Units	Conditions
		28.636			270 / 410k pixels CCD
Oscillation frequency		28.375		MHz	320 / 470k pixels CCD
		36.000			520 / 610k pixels CCD
Frequency accuracy		±10	±100	ppm	
Load capacitance CL		9		pF	
Effective equivalent resistance Re			100	Ω	
Feedback resistance Rf	210	350	490	kΩ	
Converted morelled compositors on CO		1.3		E	FA-238(36MHz)(*2)
Crystal parallel capacitance CO		1.1		pF	FA-238(28MHz) (*2)
XTI terminal external connection load capacitance CXI		15		pF	When use CL=9pF crystal
XTO terminal external connection load capacitance CXO		15		pF	When use CL=9pF crystal

Recommended crystal is FA-238 (EPSON TOYOCOM).

(\*1) Effective equivalent resistance generally may be taken as  $Re = R1 \times (1 + C0/CL)^2$ , where R1: Crystal series equivalent resistance, C0: Crystal parallel capacitance, CL: Load capacitance

# Example connection



(\*2) Determine need for and appropriate value of limiting resistance (Rd) in accordance with the crystal specifications.



# 4.4.4. Regulator block

(Conditions : PVDD=3.3V, DVSS=0V, Ta=25°C)

Parameter	Min.	Тур.	Max.	Units	Conditions
Output Voltage(*1)	1.4	1.5	1.6	V	For digital
Maximum output (Limit current)	86	124	161	mA	For digital
Over voltage detection voltage (*2)	> 1.9	2.0		V	For digital

(*	1)	Under	the	condition	of i	loading	with	45mA	current.

<sup>(\*2)</sup> When over voltage is detected, the LSI will be reset.




# 4.5. AC timing

# 4.5.1. 2-wired serial system bus I/O timing

(Typical conditions: PVDD=3.3V, DVSS=0V, Ta=25°C)


(Minimum and maximum conditions : PVDD= $3.15 \sim 3.6$ V, DVSS=0V, Ta= $-30 \sim 85$ °C)



Parameter	Symbol	Min.	Max.	Units
Bus Free Time	tBUF	1.3		usec
Hold Time (Start Condition)	tHD:STA	0.6		usec
Clock Pulse Low Time	tLOW	1.3		usec
Input Signal Rise Time	tR		300*1	nsec
Input Signal Fall Time	tF		300*1	nsec
Setup Time(Start Condition)	tSU:STA	0.6		usec
Setup Time(Stop Condition)	tSU:STO	0.6		usec

NOTE) Do not inspect in mass production.






Parameter	Symbol	Min.	Max.	Units
Data Setup Time	tSU:DAT	100		nsec
Data Hold Time	tHD:DAT	0.0(*1)	0.9(*2)	usec
Clock Pulse High Time	tHIGH	0.6		usec

- (\*1) The device should internally possess the hold time of 300ns or more for the SDA signal, and escape indeterminate condition in SCL falling edge.
- (\*2) This condition must be met if this LSI used with tLOW=1.3us.

# 4.5.2. Output data timing for OSD I/F (External OSD Controller)

(Conditions: PVDD=3.3V, DVSS=0V, Ta=25°C)

(Load condition : CL=15pF)




Parameter	Symbol	Min.	Тур.	Max.	Units
Output Data Delay Time1	tDOS	20			nsec
Output Data Delay Time2	tDOH	20			nsec



# 4.5.3. Input data timing for OSD I/F (External OSD Controller)

(Conditions: PVDD=3.3V, DVSS=0V, Ta=25°C)

(Load condition : CL=15pF)




Parameter	Symbol	Min.	Тур.	Max.	Units
Input Data Hold Time	tDIH	7			nsec
Input Data Setup Time	tDIS	20			nsec

# 4.5.4. Clock output for OSD I/F (OSDCLK: External OSD Controller)

(Conditions: PVDD=3.3V, DVSS=0V, Ta=25°C)

(Load condition : CL=15pF)



OSD MODE (adrs 0EA[7]) = 0 (1/4 of crystal oscillator frequency)

Parameter	Symbol	Min.	Typ.	Max.	Units
			7.159 (*1)		
OSDCLK	fCLK		7.049 (*2)		MHz
			9.000(*3)		

# OSD\_MODE (adrs 0EA[7]) = 1 (Same as DSP internal clock. 1/2 or 1/3 of crystal oscillator frequency)

Parameter	Symbol	Min.	Тур.	Max.	Units
			9.545 (*4)		
			9.458 (*5)		
OSDCLK	fCLK		14.318 (*6)		MHz
			14.188 (*7)		
			18.000 (*8)		

(\*1) NTSC 270k, 410k pixels,

(\*2) PAL 320k, 470k pixels

(\*3) NTSC 520k pixels / PAL 610k pixels

(\*4) NTSC 270k pixels

(\*5) PAL 320k pixels

(\*6) NTSC 410k pixels

(\*7) PAL 470k pixels

(\*8) NTSC 520k pixels / PAL 610k pixels




# 4.5.5. Reset pulse



Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
RSTN pulse width	tRST	500			nsec	
RSTN rejection pulse width	tRJCT			50	nsec	

# 4.5.6. CLKO clock, DOUT[7:0] data timing



NOTE ) Under the condition of INV\_CLKOUT(adrs 01Ch[4]) = 0

Parameter	Symbol	Min.	Тур.	Max.	Units
			28.636 (*1)		
CLKO frequency	fCLKO		28.375 (*2)		MHz
			36.000 (*3)		
Output Data Delay Time1	tDOUTS	9			nsec
Output Data Delay Time2	tDOUTH	9			nsec

(\*1) NTSC 270k, 410k pixels,

(\*2) PAL 320k, 470k pixels

(\*3) NTSC 520k pixels / PAL 610k pixels




### 4.5.7. Power ON/OFF sequences

The power supply is turned on according to the following procedures.

Procedure	Power	Regulator	XTAL	Reset	Note
Before turning on the power supply	OFF		Stop	Stop	
① PVDD,FVDD turning on	OFF		Rising	T	
② Regulator			_	Low	
③ XTAL Oscillation	ON		Oscillation		
4 V driver power supply turning on	ON	ON			(*1)
⑤ Reset release				L→High	(*2)
Parameter setting				High	

- (\*1) Please turn it on after the low input of V-driver becomes under 0.5V and the high input of it becomes over the VDD (TYP:3.3V) 0.5V.
- (\*2) Please do the reset release and turn on  $\Phi V$  after the clock is steady and the VL (-8V) become under the VL \* 0.9.

Note 3) When re-turning on, please wait till the VL become over the VL \* 0.1 after the each power supply turn off. And then, please do the above sequence.





# 5. System Architecture

### 5.1. CCD Sensor

This LSI has a timing generation circuit and a voltage change circuit, and then this is able to drive the following CCD sensor. (Some CCD is used with external circuit of Amplifier transmitter of horizontal drive pulse.)

Supported sensor	Register settings (Adrs:001h)		
	TVMD (bit5)	SCCD (bit4, bit5)	
270-thousand pixels CCD sensor for NTSC	0	00	
410-thousand pixels CCD sensor for NTSC	0	01	
520-thousand pixels CCD sensor for NTSC	0	10	
320-thousand pixels CCD sensor for PAL	1	00	
470-thousand pixels CCD sensor for PAL	1	01	
610-thousand pixels CCD sensor for PAL	1	10	

### **5.2.** Host I/F

At the host I/F that the following serial bus was connected with, it can set a parameter for the various setting.

Serial bus	Terminal used	Rate (Max)	Reference standard
2-wired system bus	SCL SDA	400kbps	Standard Mode I2C-BUS (I2C-BUS SPECIFICATION Ver2.1: Jan.2000)

Slave address is "1010000Xb" fixed.

### 5.3. EEPROM

It controls EEPROM which the following serial bus was connected with to save or load of the parameter for the all kind setting in the DSP can be done. Also, each parameter can be automatically read in case of start-up. Incidentally, in case of saving / loading to EEPROM, this DSP accesses EEPROM continuously in 16 bytes, being the longest. Therefore, EEPROM use the one which has the page write feature of equal to or more than 16 bytes.

Serial bus	Terminal used	Rate (Max)	Reference devices
2-wired system bus	EEPCK EEPDA	400kbps	24LC16B (MICROCHIP : 16kbit)


Slave address of EEPROM can be set in DSP adrs 2D3h and 2E3h.




### 5.4. Host I/F access by 2-wired system bus

Host I/F by the 2-wire system bus of this LSI writes to an outside host according to a logical form, and provides the function to read. Host I/F by the 2-wire system consists of clock line (SCL) for serial communications and serial data line (SDA).

(1) Data writing format to the DSP for byte.



(2) Data reading format from the DSP for 1 byte.



Start bit (ST)
Slave Device address
Slave Device for communication is provide

• ACK bit, NACK bit (NA): The bit for handshaking in one bit is followed 8 bit data

(slave device address, register address, and register data).

• Register address (8bit) : Receive data. It specified the lower 8bit inside of 12bit address.

• Register data (8bit) : Send and receive data. Read/Write value of register.

• Stop bit (SP) : It is provide for stop communication.

• Resta bit (RST) : It is provide for start reading.

### OStart bit (START), Restart bit (RESTA), Stop bit (STOP)

Start bit and Restart bit are defined that the data line (SDA) changes low level from high level with the clock line (SCL) keeping high level. Stop bit is defined that the data line (SDA) changes High level from Low level with the clock line (SCL) keeping high level

### oACK bit, NACK bit

The following one bit of 8 bit data (slave device address, register address, and register data) is a bit for handshaking. When 8 bit data is normally received, the device that receives 8 bit data generates ACK bit (Active Low). At this time, the other device where 8 bit data was transmitted opens the data line. When the host is communicating with other slave devices and 8 bit data cannot be normally received, this device opens the data line and generates NACK bit (Active High) with an external pull-up resistor.

Note) Setting of bank switching is in MSADR register (adrs xFFh).



### 5.5. EEPROM access by 2-wired system bus

In the setting of the following registers, a set value of each register of DSP is written in EEPROM, the register of DSP can be set from EEPROM.

Register setting value	00h	03h	07h	0Ch	0Fh
Address 02F9h	No Operation (default)	DSP→EEPROM Batch setting data	DSP→EEPROM Batch factory	EEPROM→DSP Setting data	EEPROM→DSP Factory data
	(default)	writing	data writing	reading	reading

This LSI will reload DSP setting data from EEPROM when power up sequence (after reset release). Relation between EEPROM condition and register access after automatic reload is as follows.

		EEPROM-	→DSP	DSP→EEP	DSP←Host		
	EEPROM	Auto. reload when power up Read Data		ROM	Read Access	Write Access	
(1)	Initialized		Valid		Enable	Enable	
(2)	Not initialized	Enable	Invalid data	Enable	Disable		

In case of the EEPROM which is not initialized is connected, the DSP may set in condition (2). Please initialize EEPROM according to following sequence.

### [Initialize EEPROM]

proce	Но	st→DSP operation		Contents			
SS	Adrs	R/W	Value	Contents			
1	02F9h	Read	('00h')				
2	02F9h	Write	('07h')	Initialize EEPROM			
3	02F9h	Read	('00h')	(During adrs 02F9h[4]='1', DSP accessing to EEPROM. Do not			
4	02F9h	Write	('07h')	do next sequence until it turn to '0'.)			
5	02F9h	Read	('00h')				
6	Make reset	Make reset or turn off the power of LSI once and turn it on again.					

NOTE) After the above process no.6, Setting Data are read out in the register of DSP from EEPROM automatically.

### [Write Batch Factory Data to EEPROM]

proce	Н	ost→DSP opera	ation	Contents
SS	Adrs	R/W	Value	Contents
1	02F9h	Read	('00h')	Confirm to finish accessing to EEPROM.
2	any	Write	Any	Write data to EEPROM after the parameter that is wanted to
3	02F9h	Write	('07h')	store to EEPROM are set to DSP.
4	02F9h	Read	('00h')	Confirm to finish EEPROM access.

NOTE) This operation writes Factory Data to EEPROM which are read out in the register of DSP, when "RESET" in the OSD menu is operated. Please write data to EEPROM in this sequence when the internal OSD is not used in your camera system.



# [Read Factory Data from EEPROM]

proce	Но	Host→DSP operation		Contents
SS	Adrs	R/W	Value	Contents
1	02F9h	Read	('00h')	Confirm to finish accessing to EEPROM.
2	02F9h	Write	('0Fh')	Set parameters which have been already stored in EEPROM by the process of "Write Batch Factory Data to EEPROM" to DSP.
3	02F9h	Read	('00h')	Confirm to finish EEPROM access.

NOTE) This operation corresponds to "RESET" in the OSD menu

# [Write Batch Setting Data to EEPROM]

proce	Host→DSP operation			Contents
SS	Adrs	R/W	Value	Contents
1	02F9h	Read	('00h')	Confirm to finish accessing to EEPROM.
2	any	Write	Any	Write data to EEPROM after the parameter that is wanted to
3	02F9h	Write	('03h')	store to EEPROM are set to DSP.
4	02F9h	Read	('00h')	Confirm to finish EEPROM access.

NOTE) This operation writes Setting Data to EEPROM which are read out in the register of DSP, when "NOT SAVE" in the OSD menu or the parameter setting in power on sequence is operated. This operation corresponds to "SAVE" in the OSD menu.


# [Setting Data Reading from EEPROM]

proce	Но	st→DSP opera	ation	Contents
SS	Adrs	R/W	Value	Contents
1	02F9h	Read	('00h')	Confirm to finish accessing to EEPROM.
2	02F9h	Write	('0Ch')	Set parameters which have been already stored in EEPROM by the process of "Write Batch Setting Data to EEPROM" to DSP.
3	02F9h	Read	('00h')	Confirm to finish EEPROM access.

NOTE) This operation corresponds to "NOT SAVE" in the OSD menu and the parameter setting in power on sequence








- (\*1) Refer to figure of video amplifier frequency characteristics for connection between VIDEO and SAG terminal.
- (\*2) When the DAC operates in the normal mode, these terminals are open. Connect  $390\Omega$  resister, when the DAC operates in output mode.




### 6. Additions

# 6.1. Figure of video amplifier frequency characteristics

(a) SAG compensation is used: 47uF + 1uF




(b) SAG compensation is not used: 200uF




Measurement point is Video Out

(c) SAG compensation is not used: 100uF




(Unless otherwise specified: Ta=25°C, AVDD3=3.3V, Design reference value [LPFBWL=1])





(Unless otherwise specified: Ta=25°C, AVDD3=3.3V, Design reference value [LPFBWL=0])



NOTE) The band is about 15MHz when -3dB. The spec is defined in the frequency of 7.3MHz.



### 7 Package and packing specification

### [Applicability]

This specification applies to an IC package of the LEAD-FREE delivered as a standard specification.

- 1.Storage Conditions.
  - 1-1. Storage conditions required before opening the dry packing.
    - Normal temperature :  $5\sim40^{\circ}\text{C}$
    - Normal humidity: 80% (Relative humidity) max.
    - · Storage period : One year max.
      - \*"Humidity" means "Relative humidity"
  - 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:

- (1) Storage conditions for one-time soldering. (Convection reflow.\*1, IR/Convection reflow.\*1)
  - Temperature :  $5\sim25^{\circ}$ C
  - Humidity: 60% max.
  - Period: 96 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow.\*1, IR/Convection reflow.\*1)
  - a. Storage conditions following opening and prior to performing the 1st reflow.
  - Temperature :  $5\sim25^{\circ}$ C
  - Humidity: 60% max.
  - · Period: 96 hours max. after opening.
  - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
  - Temperature :  $5\sim25^{\circ}$ C
  - Humidity: 60% max.
  - Period: 96 hours max. after completion of the 1st reflow.

- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2
  - (2) Recommended baking conditions.
    - Baking temperature and period :

125℃ for 25 hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
  - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.

<sup>\*1:</sup>Air or nitrogen environment.



#### 3. Surface mount conditions.

The following soldering conditions are recommended to ensure device quality.


- 3-1.Soldering.
- (1) Convection reflow or IR/Convection reflow. (one-time soldering or two-time soldering in air or nitrogen environment)
  - Temperature and period:

A) Peak temperature. 250°C max.

B) Heating temperature. 45 to 65 seconds as 220°C

C) Preheat temperature. It is 150 to 180°C, and is 105±15 seconds

- D) Temperature increase rate. It is 1 to 3°C/seconds
- Measuring point : IC package surface.
- Temperature profile :



- 4. Condition for removal of residual flux.
  - (1) Ultrasonic washing power: 25 watts / liter max.
  - (2) Washing time: Total 1 minute max.
  - (3) Solvent temperature:  $15\sim40^{\circ}$ C
- 5. Package outline specification.
  - 5-1. Package outline.

Refer to the attached drawing.

(Plastic body dimensions do include burr of resin.)

5-2. Package weight.

(TBD) g/pcs. About.

### 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

(1) Product name : LR36B16(2) Company name : SHARP

(3) Date code : (Example) YYWWXXX

YY  $\rightarrow$  Denotes the production year. (Last two digits of the year.) WW  $\rightarrow$  Denotes the production week.  $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$ 

 $XXX \rightarrow Denotes the production ref. code.$ 

### 6-2. Marking layout.

The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)



(Note) It is those with an underline printing in a date code because of a LEAD FREE type. LR36B16 10.00 SHARP <u>YYWW</u>XXX 0.10 M C A B ..... 9.75 10.00 [8] 00000000000000000000 80 6.00 80.0 C パッケージ 単位 NOTE HQFN072-P-1010 PKG UNIT mm 20111222



7. Packing Specifications (Dry packing for surface mount packages.)

7-1. Packing materials.

Material name	Material specifications	Purpose	
Inner carton	Cardboard (1680 devices / inner carton	Packing the devices.	
	max.)	(10 trays / inner carton)	
Tray	Conductive plastic (168 devices / tray)	Securing the devices.	
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.	
Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.	
bag			
Desiccant	Silica gel	Keeping the devices dry.	
Label	Paper	Indicates part number,	
		quantity, and packed date.	
PP band	Polypropylene (3 pcs. / inner carton )	Securing the devices.	
Outer carton	Cardboard (6720 devices / outer carton	Outer packing.	
	max.)		

( Devices must be placed on the tray in the same direction.)

7-2. Outline dimension of tray.

Refer to the attached drawing.

- 8. Precautions for use.
  - (1) Opening must be done on an anti-ESD treated workbench.

All workers must also have undergone anti-ESD treatment.

- (2) The trays have undergone either conductive or anti-ESD treatment.

  If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted within one year of the date of delivery.
- 9. Chemical substance information in the product

Product Information Notification based on Chinese law, Management Methods for Controlling Pollution by Electronic Information Products.

Names and Contents of the Toxic and Hazardous Substances or Elements in the Product

Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr(VI))	Polybrominated Biphenyls (PBB)	Polybrominated Diphenyl Ethers (PBDE)
0	0	0	0	0	0

- O: indicates that the content of the toxic and hazardous substance in all the homogeneous materials of the part is below the concentration limit requirement as described in SJ/T 11363-2006.
- imes: indicates that the content of the toxic and hazardous substance in at least one homogeneous material of the part exceeds the concentration limit requirement as described in SJ/T 11363-2006 standard.



