# LR38620

### DESCRIPTION

The LR38620 is a CMOS timing generator IC which generates timing pulses for driving 4 200 k-pixel CCD area sensor and processing pulses.

## FEATURES

- Designed for 1/1.8-type 4 200 k-pixel CCD area sensor
- Frequency of driving horizontal CCD : 24.54545 MHz
- In monitoring mode, it can be obtained 30 fields/s
- External shutter control function with serial data input is possible
- +3.3 V and +4.5 V power supplies
- Package :
  48-pin QFP (P-QFP048-0707) 0.5 mm pin-pitch

## Timing Generator IC for 4 200 k-pixel CCD

## **PIN CONNECTIONS**



In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.

### **BLOCK DIAGRAM**



# **PIN DESCRIPTION**

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION			
1	GND	_	_	Ground	A grounding pin.			
2	OFDC	O3MR1	Л	Control pulse output for OFD voltage	A pulse to control OFD voltage.			
3 OFDX O3MR1 ]			T	OFD pulse output	A pulse that sweeps the charge of the photo-diode for the electronic shutter. Connect to OFD pin of the CCD through the vertical driver IC and DC offset circuit.			
4	V1X	O3MR1	Л	Vertical transfer	A vertical transfer pulse for the CCD.			
5	VH1AX	O3MR1	T	Readout pulse output 1A	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH1AX pin of vertical driver IC.			
6	VH1BX	O3MR1	Ţ	Readout pulse output 1B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH1BX pin of vertical driver IC.			
7	V2X	O3MR1	ſL	Vertical transfer pulse output 2	A vertical transfer pulse for the CCD. Connect to V2x pin of vertical driver IC.			
8	Vзх	O3MR1	U	Vertical transfer pulse output 3	A vertical transfer pulse for the CCD. Connect to V3x pin of vertical driver IC.			
9	VНзах	O3MR1	Ţ	Readout pulse output 3A	A pulse that transfers the charge of the photo-diode to the vertical shift register.			
10	VHзвх	O3MR1	T	Readout pulse output 3B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH3BX pin of vertical driver IC.			
11	V4X	O3MR1	U	Vertical transfer pulse output 4	A vertical transfer pulse for the CCD. Connect to V4x pin of vertical driver IC.			
12	GND	_	-	Ground	A grounding pin.			
13	Vdd3	_	-	Power supply	Supply of +3.3 V power.			
14	Vdd3	-	-	Power supply	Supply of +3.3 V power.			
15 PBLK O3MR		O3MR1	T	Pre-blanking pulse output	A pulse for pre-blanking. This pulse is controlled by serial data BLKCNT. BLKCNT = H; This pulse stays low during the absence of effective pixels within the vertical blanking or during the sweepout signal. BLKCNT = L; Continuous pulse			
					The output phase of PBLK is selected by serial data.			

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION				
					A pulse to clamp the optical black signal.				
					This pulse is controlled by serial data BCPCNT.				
					BCPCNT = H; This pulse stays high during the				
	DODY		<sub></sub>	Optical black clamp	absence of effective pixels within the				
16	BCPX	O3MR1		pulse output	vertical blanking or during the				
					sweepout signal.				
					BCPCNT = L; This pulse stays high during the				
					sweepout signal.				
47				76		A pulse to clamp the dummy outputs of the CCD signal.			
17	CLPX	O3MR1		Clamp pulse output	This pulse stays high during the sweepout period.				
10		001400	пг		An output pin for AD converter. The output phase of				
18	ADCK	06M32		AD CIOCK OUTPUT	ADCK is selected by serial data in 90° steps.				
			1	CDS pulse output 1	A pulse to clamp the feed-through level for the CCD.				
19	FCDS	O6M32			The output phase and output polarity of FCDS are				
					selected by serial data.				
			1		A pulse to sample-hold the signal for the CCD.				
20	FS	O6M32		CDS pulse output 2	2 The output phase and output polarity of FS are selected				
					by serial data.				
21	SHTR	O3MR1	Л	Trigger output	A trigger pulse for effective signal period.				
22	חו	O3MR1	пг	Line index pulse	The pulse is used in the color separator.				
~~	U		ΙU	output	The signal switches between high and low at every line.				
23	Vdd3	_	-	Power supply	Supply of +3.3 V power.				
24	Vdd3	_	-	Power supply	Supply of +3.3 V power.				
25	GND	-	-	Ground	A grounding pin.				
26 CKI		OSCI3	_	Clock input	An input pin for reference clock oscillation.				
		00010 -			The frequency is 49.0909 MHz.				
27	27 CKO OSCC		ско оѕсо:	0 05003	_	Clock output	An output pin for reference oscillation.		
		00000			The output is the inverse of CKI (pin 26).				
28	СГК	O6M32	n n	Clock output	An output pin to generate HD and VD pulses.				
	0211	COMOL	10		The frequency is 24.54545 MHz.				
					An output pin for DSP IC. The frequency is 24.54545 MHz.				
29	DCLK	O6M32		Clock output	The output phase of DCLK is selected by serial data in				
					90° steps.				
30	VD	IC3		Vertical reference	An input pin for reference of vertical pulse.				
				pulse input	Connect to VD pin of DSP IC.				
31 HD		IC3		Horizontal drive	An input pin for reference of horizontal pulse.				
		.00		pulse input	Connect to HD pin of DSP IC.				
32	FDo	ICSD3	_	Strobe pulse input	An input pin for the strobe pulse, to control the functions				
Ľ.					of LR38620. For details, see "Serial Data Control".				
				Shift register clock	An input pin for the clock of the shift register, to control				
33	ED1	ICSD3	-	input	the functions of LR38620. For details, see "Serial Data				
					Control".				

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION					
		ICSD3		Shift register data	An input pin for the data of the shift register, to control					
34	ED2		-		the functions of LR38620. For details, see "Serial Data					
				Input	Control".					
35	TST1	ICD3	_	Test pin 1	A test pin. Set open or to L level in normal mode.					
36	GND	-	-	Ground	A grounding pin.					
37	Vdd4	-	-	Power supply	Supply of +4.5 V power.					
38	Vdd4	-	-	Power supply	Supply of +4.5 V power.					
					An input pin for resetting all internal circuit at power-on.					
39	ACLX	ICU4	-	All clear input	Connect to VDD3 through the diode and GND through					
					the capacitor.					
10	CU4	09142	$\prod$	Horizontal transfer	A horizontal transfer pulse for the CCD.					
	ГПІ	0010143		pulse output 1	Connect to $\phi_{H1}$ pin of the CCD.					
41	GND	-	-	Ground	A grounding pin.					
42	GND	-	-	Ground	A grounding pin.					
12	42 EHa	08M43	08M43	08M/3	חו	Horizontal transfer	A horizontal transfer pulse for the CCD.			
43	1112	0010143	ΠΓ	pulse output 2	Connect to $\phi_{H2}$ pin of the CCD.					
11	ED	09142	00142	00140	Π	Decet autor cutruit	A pulse to reset the charge of output circuit.			
44	ГN	0010143	JL	neset puise output	The output phase of FR is selected by serial data.					
45	TST <sub>2</sub>	ICD4	-	Test pin 2	A test pin. Set open or to L level in normal mode.					
46	TST₃	ICD4	-	Test pin 3	A test pin. Set open or to L level in normal mode.					
47	Vdd4	-	-	Power supply	Supply of +4.5 V power.					
48	Vdd4	-	-	Power supply	Supply of +4.5 V power.					
IC3	: Input pi	n (CMOS	level)		O3MR1 : Output pin (output high level is VDD3.)					
ICD3 : Input pin (CMOS level with pull-down resistor) O6M32 : Outp					O6M32 : Output pin (output high level is VDD3.)					

O8M43

OSCI3

: Output pin (output high level is VDD4.)

: Input pin for oscillation

OSCO3 : Output pin for oscillation

ICSD3 : Input pin (CMOS schmitt-trigger level with pulldown resistor)

ICD4 : Input pin (CMOS level with pull-down resistor)

ICU4 : Input pin (CMOS level with pull-up resistor)

#### Serial Data Control SERIAL DATA INPUT TIMING



ED2 is shifted by the rising edge of ED1, and is latched by the pulse #1 which is generated after 122 to 162 ns delay from the rising edge of ED0. (See **Fig. 2**.)

The latched serial data are divided into two types by the data of Doo, and are relatched by the pulse #2 which is generated after 203 to 243 ns delay from the rising edge of EDo. (See **Fig. 1**.) INMD is effective at the start of #3 horizontal line, and shutter control data are effective at the start of #11 horizontal line in monitoring mode and #93 horizontal line in still mode, and other data are effective at pulse #2.

ED<sub>0</sub> should be at low level during data inputs of ED<sub>1</sub> and ED<sub>2</sub> or while ACLX is at low level.



Fig. 1 Data Latch Timing





#### SERIAL DATA INPUTS

DATA	NAME	FUNCTION	DATA = L	DATA = H	AT ACLX = L	
		Integration time control in field			All L	
D01-D09	3000-3008	period step by horizontal period.				
D10-D15	SDH <sub>0</sub> -SDH <sub>5</sub>	Dummy	Fix to	All L		
D16	SDF0	Integration time control by field			All L	
D17	SDF1	negration time control by field		-		
D18	SDF2	penod.				
D19	SMD	Electronic shutter mode control	-		L	
D20	PWSA	Power save control	Normal	Power save	L	
D21	INMD	Integration mode control	Monitoring	Still	L	
D22	Dummy	Dummy	Fix to	L level	L	
D23	Dummy	Dummy	Fix to	L level	L	
D24	VHCNT	VH1AX to VH3BX control	Output	Held at H level	L	

D00 = H						
DATA	NAME	FUNCTION	DATA = L	DATA = H	AT ACLX = L	
D01	ML1			A II 1		
D02	ML2		-	_		
D03	MR1					
D04	MR2			All L		
D05	MR3					
D06	MC1	_				
D07	MC2	_	-	All L		
D08	MC3					
D09	MS1	Phase control				
D10	MS2		-	All L		
D11	MS3					
D12	MD1					
D13	MD2			All L		
D14	MD3					
D15	MA1			A 11 1		
D16	MA2		-	AIL		
D17	Dummy					
D18	Dummy	Dummy	Fix to	All L		
D19	Dummy					
D20	MP1	Dhana control		A 11 1		
D21	MP2	Phase control		AIL		
D22	PLCH	Polarity control of FCDS and FS pulses	Negative	Positive	L	
D23	BLKCNT	PBLK control	Continuous Discontinuous		L	
D24	BCPCNT	BCPX control	Continuous	L		

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	Vdd3, Vdd4	-0.3 to +5.5	V
Input voltogo	Vıз	-0.3 to VDD3 + 0.3	V
	VI4	-0.3 to VDD4 + 0.3	V
	Vo3	-0.3 to VDD3 + 0.3	V
	VO4	-0.3 to VDD4 + 0.3	V
Operating temperature	TOPR	-20 to +70	°C
Storage temperature	Tstg	-55 to +150	°C

## **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

 $(VDD3 = 3.3 \pm 10\%, VDD4 = 4.5 \pm 10\%, TOPR = -20 \text{ to } +70^{\circ}\text{C})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE	
Input "Low" voltage	VIL3-1				0.2Vdd3	V	1.0	
Input "High" voltage	VIH3-1		0.8VDD3			V	1, 2	
Input "Low" voltage	VIL3-2		0.2VDD3			V		
Input "High" voltage	VIH3-2	Schmitt-buffer			0.75Vdd3	V	3	
Hysteresis voltage	Vt+ – Vt-		0.14Vdd3			V		
Input "Low" voltage	VIL4				0.2VDD4	V	4 5	
Input "High" voltage	VIH4		0.8VDD4			V	4, 5	
Input "Low" current	IIL3-1	VI = 0 V			1.0	μA	4	
Input "High" current	IIH3-1	VI = VDD3			1.0	μA		
Input "Low" current	IIL3-2	VI = 0 V			3.0	μA	0.0	
Input "High" current	IIH3-2	VI = VDD3	8.0		100	μA	2,3	
Input "Low" current	IIL4-1	VI = 0 V	20		300	μA	4	
Input "High" current	IIH4-1	VI = VDD4			5.0	μA	4	
Input "Low" current	IIL4-2	VI = 0 V			5.0	μA	F	
Input "High" current	IIH4-2	VI = VDD4	20		300	μA	5	
Output "Low" voltage	VOL3-1	IoL = 3 mA			0.4	V	6	
Output "High" voltage	Vонз-1	Іон = -2.5 mA	Vdd3 - 0.5			V	Ö	
Output "Low" voltage	VOL3-2	IoL = 12 mA			0.4	V	7	
Output "High" voltage	Vонз-2	Iон = -10 mA	Vdd3 - 0.5			V	/	
Output "Low" voltage	VOL4	IoL = 20 mA			0.4	V	0	
Output "High" voltage	VOH4	Iон = -20 mA	VDD4 - 0.5			V	8	

#### NOTES :

- 1. Applied to inputs (IC3, OSCI3).
- 2. Applied to input (ICD3).
- 3. Applied to input (ICSD3).
- 4. Applied to input (ICU4).
- 5. Applied to input (ICD4).

- Applied to outputs (OSCO3, O3MR1). (Output (OSCO3) measures on condition that input (OSCI3) level is 0 V or VDD3.)
- 7. Applied to output (O6M32).
- 8. Applied to output (O8M43).

## PACKAGE OUTLINES

