
Dual J-K Positive-Edge-Triggered Flip-Flop

The LS109 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package.



Truth Table

Inputs				Outputs		
Set	Clear	Clock	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	X	Х	×	L	н
L	L	Х	Х	X	H*	H*
Н	Н	1	L	L	L	Н
Н	Н	1	Н	L	TOGGLE	
Н	Н	1	L	н	Qo	Q٥
Н	Н	t	Н	н	н	L
Н	Н	L	Х	X	Q	Q ₀

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level

H = High level (steady state)

L = Low level (steady state)

= Transition from low to high level


X = Irrelevant (any input, including transitions)

Qo = Level of Q before the indicated steady-state input conditions were established

Q0 = Complement of Q0 or level of Q before the indicated steady-state input conditions were established

TOGGLE = Each output changes to the complement of its previous level on each active transition indicated by 1

Logic Diagram



Electrical Characteristics

 $VCC = 5.0 \pm 0.5 \text{ V}, TA = -55 \text{ to } +125^{\circ}\text{C} \text{ (WA-LS)}$

 $VCC = 5.0 \pm 0.25 \text{ V}, TA = 0 \text{ to } 70^{\circ}\text{C} \text{ (WP90224L13)}$

 $VCC = 5.0 \pm 0.5 \text{ V}$, TA = -40 to +85°C (WA-LSD, WP91398L4)

		WA-LS		WP, WA-LSD		
Parameter	Symbol	Min	Max	Min	Max	Units
Output Voltage, VCC = 4.5 V						
Low, $IOL = 4.0 \text{ mA}$	Vol	_	0.4	_	0.4	l v
IOL = 8.0 mA	Vol	_	0.5	_	0.5	l v
High, $IOH = -0.4 \text{ mA}$	Voн	2.5	_	2.7	_	٧
Input Voltage, VCC = 4.5 V						
Low	VIL	_	0.7		0.8*	v
High	VIH	2.0	7.5	2.0	5.5	v
Clamp, $IIN = -18.0 \text{ mA}$	Vik	_	-1.5		-1.5	v
Input Current, Vcc = 5.5 V						
Low, VIL = 0.4 V						
J, K	l IIL	_	-0.4	l _	-0.4	mA
Clock, Set	In∟		-0.8	l _	-0.8	mA
Clear	li L	_	-1.6	_	-1.6	mA
High, $VIH = 2.7 V$				ļ	'	,
J, K	lін	_	20.0	_	20.0	μA
Clock, Set	liн	_	40.0		40.0	μA
Clear	ħн	_	80.0	_	80.0	μA
@ $V_1 \text{ max}$, $V_1 = 7.0 \text{ V}$, $V_1 = 5.5 \text{ V}$ (WP, WA-LSD)			1			,- .
J, K	li li	_	0.1	l _	0.1	mΑ
Clock, Set (Set, VI = 5.5 V, WA-LS)	l II	_	0.2	_	0.2	mΑ
Clear ($VI = 5.5 V$, WA-LS)	ti	_	0.4		0.4	mΑ
Output Current, Vcc = 5.5 V						
Short-Circuit	los	-20.0	100.0	-20.0	-100.0	mA
Supply Current, Vcc = 5.5 V	Icc	_	8.0	_	8.0	mA

^{*} WA-LSD, WP91398L4: VIL = 0.7 V

Timing Characteristics

VCC = 5.0 V, TA = 25°C, CL = 15 pF

		WA-LS		WP, WA-LSD		
Parameter	Symbol	Min	Max	Min	Max	Units
Propagation Delay						
Clock-to-Output, Low-to-High	t PLH	_	20.0	_	25	ns
High-to-Low	t PHL		30.0	_	40	ns
Clear- or Set-to-Output, Low-to-High	t PLH	_	18.0	_	25	ns
Clear- or Set-to-Output (Clock Low), High-to-Low	t PHL	_	24.0	_	40	ns
Clear- or Set-to-Output (Clock High), High-to-Low	t PHL	_	35.0	_	40	ns
Operating Conditions						
Clock, Clear, Set Pulse Width	tw⊘н	25.0	_	25	_	ns
Setup Time, Low	tosl	20.0	-	25		ns
High	t _{DSH}	20.0	_	35	_	ns
Hold Time, Low	tohl	5.0	_	5	_	ns
High	t _{DHH}	5.0	_	5	_	ns
Maximum Clock Frequency	fmax	30.0	_	25	_	ns

Maximum Ratings

Power supply voltage (VCC)	
WP90224L13:	
WA-LSD, WP91398L4: -40	to +85°C
Storage temperature (Tstg)	o +150°C
Maximum ratings are defined as the limiting conditions that the user can apply to the device under all of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device r	

Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.

Timing Diagrams




Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width (Note 1)




Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths (Note 2)

Notes:

- 1. This waveform is for an output with internal conditions such that the output is low except when disabled by the output control.
- 2. This waveform is for an output with internal conditions such that the output is high except when disabled by the output control.