LSI/CSI EE LS7083NS-14

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631)271-0400 FRX (631) 271-0405

QUADRATURE CLOCK CONVERTER

FEATURES:

- X1 and x4 mode selection
- Up to 16MHz output clock frequency
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications
- TTL and CMOS compatible I/Os
- +3V to +12V operation (V_{DD} V_{SS})
- LS7083NS-14 (SOIC) See Figure 1.

Applications:

 Interface incremental encoders to Up/Down Counters (See Figure 6A and 6B)

DESCRIPTION:

The LS7083NS-14 is a CMOS quadrature clock converter. Quadrature clocks de rived from optical or magnetic encoders, when ap plied to the A and B inputs of the LS7083NS-14 are converted to strings of Up Cl ocks and Down Clocks. These outputs can be interface d directly with standard Up/Do wn counters for direction and position sensing of the encoder.

INPUT/OUTPUT DESCRIPTION:

V_{DD} (Pin 2) Supply voltage positive terminal.

RBIAS (Pin 3)

Input for external component connection. A resistor connected between this input and V_{SS} adjusts the output clock pulse width (T $_{OW}$). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (T $_{OW} \le T_{PS}$).

Vss (Pin 4)

Supply voltage negative terminal.

A (Pin 5)

Quadrature Clock Input A. This input has a filt er circuit to validate input logic level and eliminate encoder dither.

B (Pin 10)

Quadrature Clock Input B. This input has a filter circuit identical to input A.

Mode (Pin 11)

Mode is a 3-sta te input to sele ct resolutions x1, x2, or x4. The selected resolution multiplies the input quadrature clock rate by 1, 2 and 4 respectively; in producing the outputs UPCK/DNCK and CLK (see Figure 2).

The Mode input logic levels selects resolutions as follows: Logic 0 = x1 Float = x2 Logic 1 = x4



This is the DOWN Clock Output. This output consists of low -going pulses g enerated when A input lags the B input.

UPCK (Pin 13)

This is the UP Clock Output. This output consists of low-going pulses generated when A input leads the B input.



June 2013



ABSOLUTE MAXIMUM RATINO PARAMETER SYMBOL DC Supply Voltage Voltage at any Input Operating Temperature Storage Temperature DC ELECTRICAL CHARACTERIST (All voltages referenced to VSS, TA	GS: V _{DD} - V _{SS} 16.0 V _{IN} V T _A T _{STG} FICS: = 0°C to 70°C.)	VALUE ss – 0.3 to V _{DD} + 0.3 0 to +70 -55 to +150		UNIT V V °C °C	
PARAMETER SYMBOL		MIN	MAX	UNIT	CONDITIONS
Supply Voltage	Vdd	3.0	12.0	V	-
Supply Current	Idd -		100	μΑ	$v_{DD} = 12v$, All input frequencies = 0Hz RBIAS = 2M Ω
MODE Logic Low A, B Logic Low	V _{IL} - V _{IL} -	-	0.5V _{DD} 0.7 1.0 2.8	V - V V V	$V_{DD} = 3V$ $V_{DD} = 5V$ $V_{DD} = 12V$
MODE Logic High A, B Logic High	Vih V Vih 2.0	_{DD} - 0.5 3.0 6.6	- - -	V - V V V	$V_{DD} = 3V$ $V_{DD} = 5V$ $V_{DD} = 12V$
ALL OUTPUTS: Sink Current V _{OL} = 0.4V	Io∟ 1.3	1.9 2.9	- - -	mA mA mA	$V_{DD} = 3V$ $V_{DD} = 5V$ $V_{DD} = 12V$
Source Current $V_{OH} = V_{DD} - 0.5V$	Іон 0.83	1.1 1.6	- -	mA mA mA	V _{DD} = 3V V _{DD} = 5V V _{DD} = 12V
TRANSIENT CHARACTERISTICS: (T _A = 0°C to 70°C.)					
PARAMETER SYMBOL		MIN	MAX	UNIT	CONDITIONS
A,B inputs: Validation Delay	Tvd -	-	250 170 71	ns ns ns	$V_{DD}=3V$ $V_{DD}=5V$ $V_{DD}=12V$
A,B inputs: Pulse Width	T _{PW} T	v⊳+Tow Infinite		ns	-
A to B or B to A Phase Delay	T _{PS} T	ow Infinite		ns	-
A,B frequency	f _{A,B}	-	1 / 2T _{PW}	Hz -	
Input to Output Delay	T _{DS}	- 280 - -	220 120	ns ns ns	$V_{DD} = 3V$ $V_{DD} = 5V$ $V_{DD} = 12V$ Includes input validation delay
Output Clock Pulse Width	Tow	50	-	ns	See Fig. 4 & 5



