

STEPPER MOTOR CONTROLLER

FEATURES:

- Controls Bipolar and Unipolar motors
- Cost-effective replacement for L297
- Full, 1/2 step mode selected with mode input
- Direction control
- Reset input
- Step control input
- Enable input
- PWM chopper circuit for current control
- Two peak-current comparators with external reference input
- Step control frequency and duty cycle controlled by an external frequency source or by an internal crystal controlled oscillator (typically 8 MHz)
- All inputs and outputs TTL/CMOS compatible (TTL for 5V operation)
- 3V to 5.5V Operation (V_{DD} V_{SS})
- LS7290 (DIP), LS7290-S (SOIC), LS7290-TS (TSSOP) See Figure 1.

DESCRIPTION:

The LS7290 generates Phase Drive outputs a nd PWM output s for controlling twophase Bipolar Motors or four-phase Un ipolar Motors, respectively. The LS7290 contains a mod e controlled loo k-up table for generating the motor duty cycle drive sequences. There are four outputs which are used to drive two H-Bridges for the two motor windings in the Bipolar motor or the fo ur driver transistors for the t wo centertapped windings in the Unipolar motor (Refert o Table 2). The LS7290 can step a motor in full steps and half steps. The refresh rate is set using an internal oscillato r controlled by a crystal or by use of an external input clock. Typical refresh rate is equal to 31.25kHz with the clock frequency set at 8MHz. Peak-current feedback control using pulse-width modulation is used in full-step or half-step modes. The chopper consists of a voltage comparator, flip-flop and external se nse resistor. The internal oscillator sets the flip-flop and enables the INH1 and INH2 o utputs at the beginning of each PWM cycle. Once the peak motor current causes the voltage across t he sense resistors to reach the voltage set by VREF, the outputs ar e disabled until the next oscillator pulse. The VREF voltage sets the peak current in each motor winding.

INPUT/OUTPUT DESCRIPTION

RESET Input

Active low. Resets the PWM table pointer to HOME position p er Table 2 and brings INH1 and INH2 low. Upon power-up, a POR circuit also resets the PWM table pointer.

ENABLE Input

Active low. When high (inactive), brings PHA, PHB, PHC, PHD, INH1 and INH2 outputs low.

STEP Input

Active low. A low-going pulse on this input causes the motor to advance one step.



July 2011

NOTE: Pins 2 and 3 are used for factory test and must be tied to ground.

FRD/RVRS Input

A low input causes the m otor to move in incremental steps in reverse dire ction per Table 2. A high input causes the m otor to move in incremental steps in forward direction per Table 2. Switching directions can occur at any time.

MODE Input

Defines the stepping modes as follows:

	MODE				
full step mode	0				
1/2 step mode	1				

Stepping mode can be changed at any time.

SENSE1 / SENSE2 Inputs

Inputs for mo tor winding current sense. A fractional-Ohm resistor connect ed in series with each of the H-Bridge drivers produce SENSE1 a nd SENSE2 voltag es. These volta ges are compared with VREF volta ge input, for ge nerating the PW M inhibit outputs.

VREF Input

External voltag e reference for chopper circuit which determines the maximum motor winding current by regulating the PWM duty cycle. The SENSE resistors should satisfy the equations $R_{S1} = R_{S2} = V_{REF} / I_{MAX}$ where I_{MAX} is the maximum motor winding current.

Rx, Cx, CLK

These three pin s can be configured in one of three ways to o btain the primary clock. A crystal connect ed between RX and CLK p ins or a resistor-capacitor pair connected among all three pins (see Figure 4) can make use of the internal oscillator. Alternatively, the CLK pin can be driven from an external clock source.

DS0/DS1 Inputs

The phase drive is blan ked out between steps by switching outputs INH1 and INH2 low in order to reduce audible noise a nd power consumption. The duration of the blanking is selected by DS0 and DS1 ac cording to Table 1.

Table 1

DS1	DS0	Blanking Time, IPB, at fc = 8Mz
00		1.25µs
01		2.50µs
10		3.75µs
11		5.00µs

PHA / PHB / PHC / PHD Outputs

The state of these phase outputs are determined by the look-up table and are used to control eit her the left or right half of each of the H-Bridge drivers. A low on a phase out put enables the bottom driver while a high on the output enables the top driver.

HOME Output

Indicates Step0 state per Table 2 with a logic low.

INH1 / **INH2** Outputs

These outputs are used to p rovide PWM control to each of the two H-Bridge drivers.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, or for any infringements of patent rights of others which may result from its use.



7290-072011-2

ABSOLUTE MAXIMUM RATING	GS:					
PARAMETER SYMBOL			VALUE		UNIT	
DC Supply Voltage	V _{DD} - V _{SS} +7				V	
Any Input Voltage	Vin V	ss –	0.3 to VDD	+ 0.3	V	
Operating Temperature	TA	-20 to +85		°C		
Storage Temperature	T _{STG}	-85 to +150		°C		
ELECTRICAL SPECIFICATION	S (-25°C < T	_A < +85	°C)			
PARAMETER SYMBOL		MIN	TYP	MAX	UNIT	CONDITIONS
Supply Voltage	V _{DD}	3.0	-	5.5	V	-
Supply Current	DD	-	-	2.0	mA	Outputs floating, Inputs high
CLK frequency	fc		8.0	-	MHz	-
Enable Propagation Delay	t _{epd} 100		-	-	ns	-
FRD/RVRS Setup Time	t _{en} O		_	_	115	
(<u>befo</u> re step pulse)	tas O		-	-	μs	-
Step Pulse Width	SPW	1.0	-	-	μs	at f _c = 8 MHz
Interstep Pulse Delay	ISD	32	-	-	μs	at $f_c = 8 \text{ MHz}$
Interstep Phase Blanking	IPB	1.25	-	5.0	μs	at $f_c = 8 \text{ MHz}$
Reset Pulse Width	R _{PW} 1.0		-	-	μs	at $f_c = 8 \text{ MHz}$
Reset to Step Pulse Delay	t _{rs} 0		-	-	μs	-
Hi-Level Input Voltage	VIH 2		-	-	V	$V_{DD} = 5 \pm 0.25 V$
Low-Level Input Voltage	VIL -		-	0.8	V	$V_{DD} = 5 \pm 0.25 V$
High-Level Input Current	Н -		-	50	nA	Leakage Current
Low-Level Input Current	L -		-	50	nA	Leakage Current
Output Sink Current	l ₀ -	10	-	-	mA	$V_{O} = 0.4V$, $V_{DD} = 5V$
· I	0 -	5	-	-	mA	$V_{O} = 0.4V$, $V_{DD} = 3.3V$
Output Source Current	lo 5		-	-	mA	$V_O = 4V$, $V_{DD} = 5V$
· I	o 2.5		-	-	mA	$V_{O} = 2.5 V$, $V_{DD} = 3.3 V$
Comparator Offset Voltage	V _{OS} -		5	15	mV	$V_{REF} = 1V$
Input Reference Voltage	$V_{REF} 0.5$		- 3.0		V	$V_{DD} = 5V$
V	ref 0.5		- 1.5		V	$V_{DD} = 3.3 V$



FIGURE 3. RC OSCILLATOR FOR CLOCK GENERATOR









NOTE: Q1, Q2, Q3, Q4 are MOSFET Power Transistors suitable for 5V Gate Drive Typical P/Ns = IRLZ44N and IRF3708

FIGURE 7. TYPICAL APPLICATION SCHEMATIC FOR A FOUR PHASE UNIPOLAR MOTOR USING DISCRETE MOSFET TRANSISTORS

TABLE 2								
STEP NUMBER		% DUTY CYCLE		PHASES				
FULL	1/2	INH1	INH2	PHA	PHB	PHC	PHD	STEP ANGLE
0	0	100	0	1	010			HOME
	1	70.7	70.7	1	010			45
1	2	0	100	0	110	•		90
	3	-70.7	70.7	0	110			135
2	4	-100	0	0	101			180
	5	-70.7	-70.7	0	101			225
3	6	0	-100	1	001			270
	7	70.7	-70.7	1	001			315
0	0	100	0	1	010			HOME



NOR Gates: CD4001 OR Gates: CD4071

