

(



# **Product Specification**

### ( $\checkmark$ ) Preliminary Specification

### ) Approval Specification

The information described in this specification is preliminary and can be changed without prior notice.

CUSTOMER	Konka	MODEL NO.	LSC480HJ02
DATE OF ISSUE	2013/08/16	EXTENSION CODE	-

Approved by	J							
	2013/08/16							
Prepared by	박재영							
	2013/08/16							
LC	D Sales & Marketing Team							
Prepared by 박제성								



## **Table of Contents**

REVISION HISTORY	
1. GENERAL DESCRIPTION	4
2. ABSOLUTE MAXIMUM RATINGS	5
3. OPTICAL CHARACTERISTICS	
4. ELECTRICAL CHARACTERISTICS	9
4.1 TFT LCD MODULE	9
5. INPUT TERMINAL PIN ASSIGNMENT	
5.1 INPUT SIGNAL & POWER 5.2 LVDS INTERFACE 5.3 INPUT COLOR DATA MAPPING	12 13
6. INTERFACE TIMING	
<ul> <li>6.1 TIMING PARAMETERS OF TIMING (ONLY DE MODE)</li> <li>6.2 TIMING DIAGRAMS OF INTERFACE SIGNAL</li> <li>6.3 CHARACTREISTICS OF INPUT DATA OF LVDS</li> <li>6.4 POWER ON/OFF SEQUENCE</li> <li>6.5 THE SEQUENCE OF 3D ENABLE</li> </ul>	
7. OUTLINE DIMENSION	
7.1 PANEL OUTLINE	
8. PACKING	
9. GENERAL PRECAUTIONS	
9.1 HANDLING	
9.3 OPERATION 9.4 OPERATION CONDITION GUIDE	
9.5 PROCESS EXECUTING GUIDE	
9.6 OTHERS	
10. SPECIAL PRECAUSTIONS	
APPENDIX - RECOMMENDATION FOR THE BLU DESIGN	



#### **REVISION HISTORY**

Date.	Rev.No.	Page	Revision Description
2013/08/16	000	All	Initial Release

## **1. GENERAL DESCRIPTION**

### DESCRIPTION

This model uses a liquid crystal display (LCD) of amorphous silicon TFT as switching components. This model is composed of a TFT LCD panel, a driver circuit, and an ass'y KIT of source PBA. This 48.0" model has a resolution of a 1920 x 1080 and can display up to 1.07billion colors with the wide viewing angle of 89° or a higher degree in all directions. This panel is designed to support applications by providing a excellent performance function of the flat panel display such as home-alone multimedia TFT-LCD TV and a high definition TV.

### **FEATURES**

RoHS compliance (Pb-free) High contrast ratio & aperture ratio with the wide color gamut SVA(Super Vertical align) mode Wide viewing angle (±178°) High speed response FHD resolution (16:9) DE (Data enable) mode The interface (2Pixel/clock) of 2ch LVDS (Low voltage differential signaling)

### **GENERAL INFORMATION**

Item	Specification	Unit	Note
Active Display Area	1054.08 (H) x 592.92 (V)	mm	
Switching Components	a-Si TFT Active matrix		
Glass size	TFT : 1068.08(H) x 608.92(V) CF : 1068.08(H) x 606.22(V)	mm	±0.5mm
Panel Size	1068.08(H) x 608.92(V)	mm	±0.5mm
Panel Size	1.80(D)	mm	±0.1mm
Weight	2700	g	±10%
Display Colors	1.07B (Dithered 10bit)		
Number of Pixels	1,920 x 1,080		16:9
Pixel Arrangement	RGB Vertical Stripe		
Display Mode	Normally Black		
Surface Treatment	Anti Glare		

## 2. ABSOLUTE MAXIMUM RATINGS

If the figures on measuring instruments exceed maximum ratings, it can cause the malfunction or the unrecoverable damage on the device.

Item	Symbol	Min.	Max.	Unit	Note
Power supply voltage	V <sub>DD</sub>	10.8	13.2	V	(1)
Temperature for storage (Temperature of glass surface)	T <sub>STG</sub>	-20	65	°C	(2), (4)
Humidity for storage	H <sub>stg</sub>	5	90	%RH	
Operating temperature	T	0	50	°C	
Operating humidity	H <sub>STG</sub>	20	90	%RH	(2), (5)
Endurance on static electricity			150	V	(3)

Note (1) The power supply voltage at Ta =  $25 \pm 2 \degree$ C

- (2) Temperature and the range of relative humidity are shown in the figure below. a. 90 % RH Max. (Ta  $\leq$  39 °C)
  - b. The relative humidity is 90% or less. (Ta > 39 °C)
    - c. No condensation
- (3) Keep the static electricity under 150V in process the polarizer is attached on glass.
- (4) Storage condition with glass.
- (5) Operating condition with assembly
- (6) Condition without packing.(Unpacking condition)




Fig. Range for temperature and relative humidity (unpacking condition)

## **3. OPTICAL CHARACTERISTICS**

The optical characteristics should be measured in the dark room or the space surrounded by the similar setting. Measuring equipment : TOPCON RD-80S, TOPCON SR-3, ELDIM EZ-Contrast

	Ta = 25 :	± 2°C, VDD	=12.0V, fv=60H	Iz, fDCLK:	=148.5MHz,	Light sour	rce: D65 Sta	ndard Light
Item	า	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast	Ratio	CR		3000	4000	-	-	(1) SR-3
Response time	G-to-G	Тg	@2D operation	-	8	16	msec	(2) RD-80S
Transmittance		Т	@center	5.67	6.3	-	%	(3) SR-3
	Ded	RX			0.660			
	Red	RY	Normal		0.329			
Color	Guara	GX	q <b>L,R</b> =0		0.270			
Chromaticity	Green	GY	q <b>U,D</b> =0	TYP	0.588	TYP		(4),(5)
(CIE)	Blue	BX		-0.03	0.133	+0.03		SR-3
(CIL)	Blue	BY	Viewing		0.129			
	White	WX	Angle		0.290			
	White	WY			0.363			
	Hor.	q		75	89	-		
Viewing	nor.	q <sub>R</sub>	$CR \ge 10$	-75	89	-	Degrees	(5) SR-3
Angle	Ver.	q <sub>U</sub>	At center	75	89	-	Degrees	EZ-Contrast
	ver.	q <sub>D</sub>		75	89	-		
Color Ga	amut	-	-	64	67	-	%	
Color Temp	perature	-	-	5000	7000	-	K	

Notice

(a) Setup for test equipment


The measurement should be executed in a stable, windless, and dark room for 40min and 60min after operating the panel at the given temperature for stabilization of the standard light. (SDC uses the standard luminance of the D65media).

This measurement should be measured at the center of screen.

The environment condition: Ta =  $25 \pm 2$  °C

(b) D65media has the general light source.


The temperature of color is 6487K. The coordinate of color is Wx 0.313, Wy 0.329 The luminance of this product is 7217 cd/m<sup>2</sup>.



The center of the screen

(c) The CIE positions D65 as the standard daylight illuminant:

[D65] is intended to represent average daylight and has a correlated color temperature of approximately 6500 K. CIE standard illuminant D65 should be used in all colorimetric calculations requiring representative daylight, unless there are specific reasons for using a different illuminant.



#### Note (1) Definition of contrast ratio (C/R)


(


: The ratio of gray max (Gmax) & gray min (Gmin) at the center point (5) of the panel The measurement goes in ELABO-LS Standard light source

$$C/R = \frac{G\max}{G\min}$$

Gmax : The luminance with all white pixels Gmin : The luminance with all black pixels

#### Note (2) Definition of response time





The response time is the value that was measured after it was operated in Samsung's standard BLU for one hour.( at room temperature)

Note (3) Definition of transmittance.

The transmittance at the center point (5)

The measurement shall be executed with the standard light source of D65.


Note (4) The definition of chromaticity (CIE 1931)

The color coordinate of red, green, blue and white at the center point (5) The measurement shall be executed with the standard light source of D65

Note (5) Definition of viewing angle

: The range of viewing angle (C/R  $\geq$ 10)

The measurement shall be executed with the standard light source of D65




## 4. ELECTRICAL CHARACTERISTICS

### 4.1 TFT LCD MODULE

						* Ta = 25 ± 2 °C
Item	Symbol	Min.	Тур.	Max.	Unit	Note
f power supply	VDD	10.8	12.0	13.2	V	(1)
et of (a) Black		-	509	630	mA	
(b) White	IDD	-	506	625	mA	(2),(3)
(d) N-PTN		-	804	988	mA	
frequency	fV	48	60	62.5	Hz	
frequency	fH	60	67.5	70	kHz	
frequency	Fdclk	130	148.5	152.5	MHz	
h current	IRUSH	-	-	4	А	(4)
	f power supply (a) Black (b) White (d) N-PTN frequency frequency frequency	f power supply VDD (a) Black (b) White IDD (d) N-PTN frequency fV frequency fH frequency Fdclk	f power supplyVDD10.8(a) Black(b) WhiteIDD-(d) N-PTNfrequencyfV48frequencyfH60frequencyFdclk130	f power supply         VDD         10.8         12.0           (a) Black         -         509           (b) White         IDD         -         506           (d) N-PTN         -         804           frequency         fV         48         60           frequency         fH         60         67.5           frequency         Fdclk         130         148.5	f power supply         VDD         10.8         12.0         13.2           (a) Black         -         509         630           (b) White         IDD         -         506         625           (d) N-PTN         -         804         988           frequency         fV         48         60         62.5           frequency         fH         60         67.5         70           frequency         Fdclk         130         148.5         152.5	f power supply         VDD         10.8         12.0         13.2         V           (a) Black         -         509         630         mA           (b) White         IDD         -         506         625         mA           (d) N-PTN         -         804         988         mA           frequency         fV         48         60         62.5         Hz           frequency         fH         60         67.5         70         kHz           frequency         Fdclk         130         148.5         152.5         MHz

Note (1) The ripple voltage should be controlled fewer than 10% of  $V_{DD}$  (Typ.) voltage.

- (2) fV=60Hz, fDCLK = 148.5MHz,  $V_{DD}$  = 12.0V, DC Current.
- (3) Power dissipation check pattern (LCD Module only)



The rush current,  $I_{RUSH}$  can be measured when  $T_{RUSH}$ . is 470 $\mu$ s.

## **5. INPUT TERMINAL PIN ASSIGNMENT**

### **5.1 INPUT SIGNAL & POWER**

J.1 1	INPUT SIGNAL	arowen		Connecto	or : FI-RE51S-HF (JAE/UJU)
Pin	Symbol	Description	Pin	Symbol	Description
1	NC	NOTE2	26	3D_EN	3D Enable pin
2	NC	NOTE2	27	NC	NOTE1
3	NC	NOTE2	28	Rx2[A]N	Even LVDS Signal -
4	3D_Format_0	NOTE4	29	Rx2[A]P	Even LVDS Signal +
5	3D_SYNC_O	3D SYNC OUT Signal	30	Rx2[B]N	Even LVDS Signal -
6	3D_Format_1	NOTE4	31	Rx2[B]P	Even LVDS Signal +
7	NC	NOTE1	32	Rx2[C]N	Even LVDS Signal -
8	NC	NOTE1	33	Rx2[C]P	Even LVDS Signal +
9	NC	NOTE1	34	GND	Ground
10	NC	NOTE1	35	Rx2CLK-	LVDS Clock -
11	GND	Ground	36	Rx2CLK+	LVDS Clock +
12	Rx1[A]N	Odd LVDS Signal –	37	GND	Ground
13	Rx1[A]P	Odd LVDS Signal +	38	Rx2[D]N	Even LVDS Signal -
14	Rx1[B]N	Odd LVDS Signal -	39	Rx2[D]P	Even LVDS Signal +
15	Rx1[B]P	Odd LVDS Signal +	40	Rx2[E]N (Note 2)	Even LVDS Signal -
16	Rx1[C]N	Odd LVDS Signal -	41	Rx2[E]P (Note 2)	Even LVDS Signal +
17	Rx1[C]P	Odd LVDS Signal +	42	NC	NOTE1
18	GND	Ground	43	NC	NOTE1
19	Rx1CLK-	LVDS Clock -	44	GND	Ground
20	Rx1CLK+	LVDS Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	Rx1[D]N	Odd LVDS Signal -	47	NC	NOTE1
23	Rx1[D]P	Odd LVDS Signal +	48	12V	DC power supply
24	Rx1[E]N (Note 3)	Odd LVDS Signal -	49	12V	DC power supply
25	Rx1[E]P (Note 3)	Odd LVDS Signal +	50	12V	DC power supply
			51	12V	DC power supply

Note (1) No connection: These PINS are used only for the product of SAMSUNG. (DO NOT CONNECT the input device to these pins.)

- Note (2) Pin No. 1, 2, 3 are used only for I2C communication in flicker tuning. (Refer to 9.5 Process Executing Guide)
- Note (3) If set input is 8bit LVDS signal, Keep Echannel level '0'

Pin No.24 / Pin No.40 : Pull up(3.3V) with 1.5Kohm resistor Pin No.25 / Pin No.41 : Pull down(GND) with 1.5Kohm resistor

Note (4) The selection of 3D input format - Format[1:0]

Format1	Format0	Input Frame
NC	NC	
Low	Low	Line Interleave
Low	High	
High	Low	Don't use
High	High	Tom/Bottom

- Note (5) LVDS signal pin have Negative/Positive 100ohm as termination resister. 100ohm serial damping resister is connected except LVDS signal
- Note (6) Pin number which starts from the left side.




Fig . The diagram of connector

- a. Power GND pins should be connected to the LCD's metal chassis.
- b. All power input pins should be connected together.
- c. All NC pins should be separated from other signal or power.

### **5.2 LVDS INTERFACE**

- LVDS receiver : T-con(merged)
- Data format : JEIDA Only

a ionnat . Jeida O										
	LVDS pin	JEIDA -DATA								
	TxIN/RxOUT0	R4								
	TxIN/RxOUT1	R5								
	TxIN/RxOUT2	R6								
TxOUT/RxIN0	TxIN/RxOUT3	R7								
	TxIN/RxOUT4	R8								
	TxIN/RxOUT6	R9								
	TxIN/RxOUT7	G4								
	TxIN/RxOUT8	G5								
	TxIN/RxOUT9	G6								
	TxIN/RxOUT12	G7								
TxOUT/RxIN1	TxIN/RxOUT13	G8								
	TxIN/RxOUT14	G9								
	TxIN/RxOUT15	B4								
	TxIN/RxOUT18	В5								
	TxIN/RxOUT19	В6								
	TxIN/RxOUT20	В7								
	TxIN/RxOUT21	B8								
TxOUT/RxIN2	TxIN/RxOUT22	В9								
	TxIN/RxOUT24	HSYNC								
	TxIN/RxOUT25	VSYNC								
	TxIN/RxOUT26	DEN								
	TxIN/RxOUT27	R2								
	TxIN/RxOUT5	R3								
	TxIN/RxOUT10	G2								
TxOUT/RxIN3	TxIN/RxOUT11	G3								
	TxIN/RxOUT16	B2								
	TxIN/RxOUT17	В3								
	TxIN/RxOUT23	RESERVED								
.Oř	TxIN/RxOUT28	R0								
	TxIN/RxOUT29	R1								
	TxIN/RxOUT30	G0								
TxOUT/RxIN4	TxIN/RxOUT31	G1								
	TxIN/RxOUT32	ВО								
	TxIN/RxOUT33	B1								
	TxIN/RxOUT34	RESERVED								

### **5.3 INPUT COLOR DATA MAPPING**

															DA	TA S	SIGN	IAL														GRAY
COLOR	DISPLAY (10bit)					R	ED									GRI	EEN									BL	UE					SCALE
		RO	R1	R2	R3	R4	R5	R6	R7	R8	R9	GO	G1	G2	G3	G4	G5	G6	G7	G8	G9	в0	B1	<b>B</b> 2	<b>B</b> 3	Б4	85	86	B7	68	89	LEVEL
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
ĺ	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	-
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	-
BASIC	CYAN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	•
COLOR	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	•
	MAGENTA	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	-
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0
		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1
	DARK	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2
GRAY SCALE	1	1	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	1	:	:	:	:	:	R3~
OF LE		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	3	:	:	:	:	:	:	:	:	:	R1020
NLD	LIGHT	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1021
		0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1022
	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1023
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	GO
		0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G1
	DARK	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G2
GRAY SCALE	1	1	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	G3~
OF GREEN	1	:	:	:	:	:	:	:	:	:	:	1	1	:	:	:	:	1	:	:	:	:	:	:	:	:	:	:	:	:	:	G1020
	LIGHT	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1021
		0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1022
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1023
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	BO
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	B1
	DARK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	B2
GRAY SCALE	1		:	:			:	1	1	:	:	:	:	:	:	:	:	1	:	:	1	:	:	:	:	1	:	:	:	:	1	B3~
OF BLUE	1		:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	B1020
	LIGHT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	B1021
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	B1022
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	B1023

Note (1) Definition of gray : Rn: Red gray, Gn: Green gray, Bn: Blue gray (n=gray level)

Note (2) Input signal: 0 =Low level voltage, 1=High level voltage

## 6. INTERFACE TIMING

### 6.1 TIMING PARAMETERS OF TIMING (Only DE Mode)

			- ( - ··· <b>j</b>				
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
Clock		1/T <sub>c</sub>	130	148.5	152.5	MHz	-
Hsync	Frequency	F <sub>H</sub>	60	67.5	70	KHz	-
Vsync		F <sub>v</sub>	48	60	62.5	Hz	-
Term for the Vertical	Active display period	T <sub>VD</sub>	-	1080	-	Lines	-
Display	Total vertical	T <sub>v</sub>	1110	1125	1400	Lines	
Term for the	Active display Period	T <sub>HD</sub>	-	1920	-	Clocks	
Horizontal Display	Total Horizontal	Т <sub>н</sub>	2092	2200	2348	clocks	-


Note) These products don't have to receive the signal of Hsync & Vsync from the input device.

(1)Key points when testing: TTL controls the signal and the CLK at the input terminal of LVDS Tx of the system.(2) Internal VDD = 3.3V

#### (3) Spread spectrum

\* The limit of spread spectrum's range of SET in which the LCD module is assembled should be within ± 3 %. Modulation frequency : max 300kHz


### **6.2 TIMING DIAGRAMS OF INTERFACE SIGNAL**



### **6.3 CHARACTREISTICS OF INPUT DATA OF LVDS**


IT	ITEM		Min	Тур.	Max.	Unit	Note	
	l input high d voltage	VTH	-	-	+100	mV	y = 1.2y	
	Il input low d voltage	VTL	-100	-	-	mV	$V_{CM} = 1.2V$	
Input commor	n mode voltage	$V_{CM}$	0.3		1.8	V		
Differential i	Differential input voltage		100	350	600	mV		
Input data		t <sub>rsrm</sub>	-	-	400	Ps		
Position	F <sub>IN</sub> = 80MHz	t <sub>RSLM</sub>	-400	-	-	ps		

Notice The spread spectrum should be 0% when the skew is measured. Position of a measurement is T-CON LVDS input pin



### 6.4 POWER ON/OFF SEQUENCE

To prevent the product from being latched up or the DC in the LCD module from starting an operation, the order to turn the power on and off should be changed to the order as shown in the diagram below.




- T1 : The  $V_{DD}$  rising time from 10% to 90%
- T2 : The time from the point which V<sub>DD</sub> reach to 90% of voltage to the point which the valid data is out\_when the power is on.
- T3: The time from the point which the valid data is out to the point which  $V_{DD}$  reach to the 90% of voltage when the power is off.
- T4: the time from the point which the Vdd decrease to the point which the Vdd increase again for windows to restart.
- \* The recommended operating condition of the back light system
- T5: The time which takes for B/L to be turned on after the signal is entered when the time is on.
- T6 : The time which takes until the signal is out after BL is turned off
  - The condition of supply voltage to enter in the module from the external system should have the same condition as the definition of V<sub>DD</sub>.
  - Apply the voltage for the lamp within the range which the LCD operates. when the back light is turned on before the LCD is operated or when the LCD is turned off before the back light is turned off, the display may show the abnormal screen momentarily.
  - While the V<sub>DD</sub> is off level, please keep the level of input signals low or keep a high impedance condition.
  - The figure of T4 should be measured after the module has been fully discharged between the periods when the power is on and off.
    - The interface signal must not keep the high impedance condition when the power is on.

### 6.5 THE SEQUENCE OF 3D ENABLE


For the 3D operating of the Model, 3D drive Source of 60Hz Interleave, Top/bottom method must be input. 3D operating cannot support 3D drive Source of another Format.

#### <3D Input Pin Definitions>

Pin Number	Pin name		Remark								
26	3D_EN	If Voltage Level o	f Voltage Level of 3D_EN Signal is High(3.3V), 3D MODE operate.								
			Min Typ Max								
		High	High 2.8V - 3.6V								
		Low	Low 0V - 0.8V								
5	3D_SYNC_O	This Pin is L/R Sy	/nc output signa	I of Shutter Glass							
4,6	3D_Format 1	FORMATI[1:0] : 2	FORMATI[1:0] : 2'bX0 = Interleave , 2'b11 = Top/bottom								
7,0	3D_Format 0										




		Spec (ms	)	Description
	Min	Тур	Max	Description
T7	≥42ms			Backlight should be on after 10 frame when 3D signal input from SET
Т8	≥30ms			Backlight should be off after 7 frame when 3D signal change to 2D signal from SET
Т9	≥0ms			
T10	≥0ms			






•		





M

- \* NOTE
- 1. PANEL : TFT-LCD
- 2. REFER TO "PRODUCT INFORMATION" OR "PRODUCT SPECIFICATION" DOCUMENTS - TOLERANCE
  - FFC CABLE INFORMATION
  - CONNECTOR INFORMATION
  - HEIGHT OF CIRCUIT COMPONENTS
- 3. PANEL THICKNESS
  - CF POL : T0.2
  - CF GLASS : T0.7
  - TFT GLASS : T0.7 - TFT POL : T0.2
- 4. SOURCE PBA
  - PCB THICKNESS : T1.0
  - PCB LAYER : 4
  - CONNECTOR HEIGHT : T1.5
  - CIRCUIT-PART MAX HEIGHT : T1.15

GEN	ERAL TOI	_ERANCE		UNIT	mm	DRA'N BY
STEP	LEVEL 1	LEVEL 2/	LEVEL 3/		1 1	/
0 < X <= 4	±0.05	±0.1/	±0.2	SCALE	1:1	
4 < X <= 16	±0.08	±0.15	± Ø.3	TOLERA	NCE	
16 < X <= 64	± 0.12	± 0.25	£ 0.5			
64 < X <= 256	$\pm 0.25$	$\pm$ 0.4	$\pm 0.8$		SA	AMSUNC
1	V	V V				







- \* NOTE
- SPECIFICATION" DOCUMENTS - TOLERANCE
  - CONNECTOR INFORMATION
- HEIGHT OF CIRCUIT PARTS 2. PCB THICKNESS : T1.0
- 3. PCB LAYER : 4

NO.	Part Name	Max. Height
1	Circuit Parts(F)	3.1000
2	Circuit Parts(R)	

GEN	eral tol	_erance			DATE		DESCRIPTION	OF REVISION			REASON	CHK'D BY
STEP 0 < X <= 4	LEVEL 1 ±0.05	LEVEL 2 ±0.1	LEVEL 3/ ±0.2/	UNI SCAI		DRA'N BY		CHK'D BY		MODEL NAME	 Y13 55" VNB CC	NTROL
4 < X <= 16	±0.08	±0.15	± 0.3		ERANCE		S.H.LEE 13.3.22	J.H.PARK 13.3.22	13.3.22	SHEET NAME	OUTLINE DIMENSION	-SHEET 1/1
16 < X <= 64 64 < X <= 256	$\neq$ 0.12 $\pm$ 0.25	$\begin{array}{c} \neq 0.25 \\ \pm 0.4 \end{array}$	$ \begin{array}{r}                                     $	_	Si	AMSUNG	DISPLAY	/	SPEC. NO	SPECIFICATIONCODE NO.		VER. 000



SAMSUNG CONFIDENTIAL

# 4. EACH PARTS HEIGHT : SEE TABLE BELOW




### 8. PACKING

### 8.1 CARTON

(1) Packing Form

Corrugated Card board box as shock absorber.

(2) Packing Method




(3) Packing Material

Item	Specification	Remark
Total Pallet Size	1250*900*1227 [mm]	-W*V*Height
Tray	15ea [Panel/Tray]	- Panel : 41.25 (2.75kg/panel, 15ea/Tray) -Panel Tray : 20.13kg
Pallet	10ea [Tray/Pallet]	- Pallet : 24kg (Wood Pallet) - 10ea (10Tray x 1array)+ 1ea(Top Tray)
Total Weight	469.81 Kg	- Packing Box : 4.81kg (Paper)

### 8.2 MARKING

A nameplate is affixed to the specified location on each product.



(4) Nameplate Indication



## 9. GENERAL PRECAUTIONS 9.1 HANDLING

- (a) When the panel kit and BLU kit are assembled, the panel kit and BLU kit should be attached to the set system firmly by combining each mounted holes. Be careful not to give the mechanical stress.
- (b) Be careful not to give any extra mechanical stress to the panel when designing the set, and BLU kit.
- (c) Be cautious not to give any strong mechanical shock and / or any forces to the panel kit. Applying the any forces to the panel may cause the abnormal operation or the damage to the panel kit and

the back light unit kit.


- (d) Refrain from applying any forces to the source PBA and the drive IC in the process of the handling or installing to the set. If any forces are applied to the products, it may cause damage or a malfunction in the panel kit.
- (e) Refrain from applying any forces which cause a constant shock to the back side of panel kit, the set Design and BLU kit. If any forces are applied to the products, it may cause an abnormal display, a functional failure and etc.
- (f) Note that polarizer could be damaged easily. Do not press or scratch the bare surface with the material which is harder than a HB pencil lead.
- (g) Wipe off water droplets or oil immediately. If you leave the droplets for a long time on the product, a staining or the discoloration may occur.
- (h) If the surface of the polarizer is dirty, clean it using the absorbent cotton or the soft cloth.
- (i) Desirable cleaners are water or IPA (Isopropyl Alcohol).
   Do not use Kenton type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. These might cause the permanent damage to the polarizer due to chemical reaction.
- (j) If the liquid crystal material leaks from the panel, this should be kept away from the eyes or mouth. If this contacts to hands, legs, or clothes, you must washed it away with soap thoroughly and see a doctor for the medical examination.
- (k) Protect the panel kit and BLU Kit out of the static electricity. Otherwise the circuit IC could be damaged.

No.	Item	Control standard						
1	Ionizer	All Equipment should be controlled under 150V.(Typ. 100V)						
2	Carrying Roller	Carrying Roller should be controlled under 200V.						
3	Equipment Ground Resistance	All Equipment Ground Should be less than 10hm.						

- Reference : Process control standard of SDC

(I) Remove the stains with finger-stalls wearing soft gloves in order to keep the display clean in the process of the incoming inspection and the assembly process.

- (m) Do not pull or fold the source drive IC which connects to the source PBA and the panel or the gate drive IC.
- (n) Do not pull, fold or bend the source drive IC and the gate drive IC in any processes. If not, the source drive IC could be bent one time in the process of assembling the panel Kit and the BLU Kit.
- (o) Do not adjust the variable resistor located on the panel kit and BLU kit except when adjusting the flicker.
- (p) Do not touch the pins of the interface connector directly with bare hands.
- (q) Be cautious not to be peeled off the protection film.



- Make sure to peel off slowly

(It is recommended to peel it off at the speed of more than 8sec. constantly.)

- The peeling direction is shown at the Fig
- Instruct the ground worker to work with the adequate methods such as the antistatic wrist band.
- Maker sure to be grounded the source PBA while peeling of the protection film.
- Ionized air should be blown over during the peeling
  The protection film should not t be contacted to the source drive IC.

- If the adhesive stains remain on the polarizer after the protection film is peeled off, please move stains with isopropyl-alcohol liquid.

Fig. GND SR-Open Pattern – Be sure to be contacted to the ground while peeling of the protection film

- (r) The protection film for the polarizer on the panel kit should be slowly peeled off just before using so that the electrostatic charge can be minimized.
- (s) The panel kit and BLU kit have high frequency circuits. The sufficient suppression to the EMI should be done by the set manufacturers.
- (t) The set of which the panel is assembled shall not be twisted. If the product is twisted, it may cause the damage on the product.
- (u) Surface Temp. of IC should be controlled less than 100  $^\circ\!C$ , operating over the Temp. can cause the damage or decrease of lifetime.

### 9.2 STORAGE

The storage condition for packing

ITEM		Unit			Min.		Max.
Storage Temperature		(°°)			5		40
Storage Humidity		(%rH)	)		35		75
Storage life				6 month	5		
Storago	<ul> <li>(2) Products</li> <li>(3) Prevent p condense</li> <li>(4) Avoid otl</li> <li>(5) If production</li> </ul>	should not products fro ation. her hazardo ts delivered	t be placed o om direct sur ous environm d or kept in c	e good ventilation n the floor, but on hight, moisture r hent while storing onditions of the t a circumstance	on the Pallet a nor water; Be g goods. recommende	away from a w cautious of a ed temperatur	vall. buildup of re or humidity,
	period	1 month 2 months		3 months	4 months	5 months	6 months
	Baking Condition	No E	Baking	50℃, 10% 24Hr		50℃, 10%, 4	8Hr

### 9.3 OPERATION

(a) Do not connect or disconnect the FFC cable during the "Power On" condition.

(b) Power supply should be always turned on and off by the "Power on/off sequence"

(c) The module has high frequency circuits. The sufficient suppression to the electromagnetic interference should be done by the system manufacturers. The grounding and shielding methods is important to minimize the interference.

(d) The cables between TV SET connector and Control PBA interface cable should be connected directly to have a minimized length. A longer cable between TV SET connector and Control PBA interface cable maybe operate abnormal display

(e) Recommend to age for over 1 hour at least in the state, which the product is driving initially to stabilize the characteristic of the initial TFT.

(f) Response time depends on the temperature.( In Lower temperature, it becomes longer)

### 9.4 OPERATION CONDITION GUIDE

(a) The LCD product shall be operated under normal conditions.

- The normal condition is defined as below;
- Temperature : 20±15℃
- Humidity : 55±20%
- Display pattern : continually changing pattern (Not stationary)

(b) If the product will be used under extreme conditions such as under the high temperature, humidity, display patterns or the operation time etc.., it is strongly recommended to contact SDC for the advice about the application of engineering. Otherwise, its reliability and the function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock markets, and controlling systems.

### 9.5 PROCESS EXECUTING GUIDE

(a) Aging

Be sure to age for over 1 hour at least, which the product is driving initially to stabilize TFT Characteristic. (b) Flicker Adjustment

(1) Flicker should be adjusted by optimizing the Vcom value in customer LCM Line through the I2C Interface.


(Master & Slave = I2C communication)


Pin. No.	Symbol	Function	Remark			
1	TCON_WP	EN	Default : 0V Vcom tunning : 3.3V (Shouldn't be communicated with I2C device as output level "5V")			
2	SCL_I	I2C Interface				
3	SDA_I I2C Interface		- I2C Bus Interface			

## (2) Flicker should be tuned by correct method according to gamma IC type of each model and (LSC480HJ0X – "Genie Type")

Туре	Flicker data saving position	Slave	Slave Address							
Genie Type	Gamma IC memory	B7         B6         B5         B4         B3         B2         B1         B0           1         0         0         1         1         1         1         R/W-								
Genie-lite Type	T-con EEPROM	Write B0 = "0"/Read B0 ="1" 1110101 (EEPROM data Address : 8161)								

(3) Flicker should be adjusted the pattern, where are displayed alternately at vertical line. (V-stripe)





< Flicker Adjust Circuit Block Diagram >

### 9.6 OTHERS

(a) The ultra-violet ray filter is necessary for the outdoor operation.

(b) Avoid the condensation of water which may result in the improper operation of product or the disconnection of electrode.

(c) Do not exceed the limit on the absolute maximum rating. (For example, the supply voltage variation, the input voltage variation, the variation in content of parts and environmental temperature, and so on) If not, panel may be damaged.

(d) If the module keeps displaying the same pattern for a long period of time, the image may be remained to the screen. To avoid the image sticking, it is recommended to use a screen saver.

(e) This Panel has its circuitry of PCB's on the rear side, so it should be handled carefully in order for a force not to be applied.

(f) Please contact the SDC in advance when the same pattern is displayed for a long time




## **10. SPECIAL PRECAUSTIONS**

No	Component	Expected cause					
1	Upholding part for panel	Prevent the panel from breaking by assigning gaps between the panel and the upholding part for panel on th drawing for the upholding part for panel. Refer to the (a), (b), (c) of 3-1 for the design of BLU.					
2	The shape of the upholding part for panel	Design the upholding part for panel to fit to the panel appropriately when designing the BLU since the shape of the upholding part for panel may damage the panel. Refer to the (a), (b), (c) of 3-1 for the design of BLU.					
3	The edge of upholding part for panel	Design the edge of panel to have a sufficient space with the upholding part for panel when designing the BLU since the edge of the upholding part for panel may damage the panel when assembling the panel and BLU. Refer to the (a), (b), (c) of 3-1 for the design of BLU.					
4	Upholding part for panel	Place the upholding part for the panel in order for the shape of mold, which contacts with the panel not to interfere with the area of panel. Refer to the (a), (b), (c) of 3-1 for the design of BLU.					
5	Drive IC	Design the BLU in order for the COF not to contain the lead crack resulted from the tensioned COF created when the product is twisted if the space between the D-IC COF and the middle mold isn't sufficient. Refer to the (a), (b), (c),(d),(e),(f), and (g)of 3-2 for the design of BLU.					
6	Drive IC	Design the BLU in order for the product not to contain the lead crack resulted from the tensioned COF caused under the condition, which the product is twisted by fixing the source PCB. Refer to the (a), (b), (c),(d),(e),(f), and (g)of 3-2 for the design of BLU.					
7	IC component	1) The temperature of each part of product suggested by our company and the second vendor shall meet the standard of temperature, which is recommended not to be exceeded by our company when the product is affected under the various temperature ranges. Apply over 1mm long separation distance stated in the safety standard between the electric part and each conductor. (Apply the rated separation distance when insulating.)					
8	Thermal pad	Apply the thermal pad in a designated size to the product as a measure to lower the temperature of heat in order for each part to use the rated temperature.					
9	POL	The surrounding area of the POL shall be treated with an electrification treatment since the external ESD may cause a phenomenon, which the POL is coming off. In addition, the GND portion of source PBA shall be grounded.					
10	РВА	The GND portion of each PBA shall be contacted with the GND portion of BLU. Refer to the (a) and (b) of 3-3 for the design of BLU.					
11	Circuit	The standardized approval from the client is required since the EMI is executed by a client. Our company can only measure the reference since the client measures the BLU.					
12	The height of component	Design the BLU with considering the maximum height of parts, which our company suggests.					
13	Between the FFC and the C-PBA	Design the instrument with considering the length between the FFC and the control PBA. (The marginal minimum length of 5mm or 8mm is required.)					
14	Panel	The surface temperature of panel shall be maintained within 0°C and 45°C when the external ambient temperature is at 25°C. (Design the BLU with considering the increase of the temperature in the panel by the LED, CCFL, and etc.)					
15	Aging	Recommend to age for over 1 hour at least in the state, which the product is driving initially to stabilize the characteristic of the initial TFT.					
16	The attachment of gasket	The additional confirmation by our company is required If the attachment of gasket to the S-PBA of our company is required.(To fix the S-PBA or the EMI)					
17	Drive IC	Design the top chassis and the driver IC to be contacted by placing the shape of emboss inside the top chassis as a measure to prevent the driver IC from heating. The size of emboss shall be designed in larger size than the size of IC inside the film of the driver IC. Refer to the (a), (b), (c),(d),(e),(f), and (q) of 3-2 for the design of BLU.					
18	The prohibited bandwidth	Design the BLU in order for the BLU not to interfere with the area, where the control PBA and the source PBA are located densely according to the drawing for the BLU from our company.					
19	S-PBA	The material, which contacts with the bottom side of S-PBA which has a pattern shall be non-conducting material or shall be insulated.					

### **APPENDIX – RECOMMENDATION FOR THE BLU DESIGN**

1. The schematic of panel




Item	Symbol	Remark
Protector Film	1	Removable
Polaroid Film	2	
Color Filter Glass	3	
TFT Glass	4	
Source IC	6	
Gate IC	6	
Source PBA	Ø	
FFC	8	

### 2. The guide for the mechanical design

#### 2.1 The panel guide


(a) When the panel guiding part is made of plastic resin, the gap between the panel and the guiding structure should be considered at the design process. The shrinkage of the plastic resin under the temperatures change can cause the light leakage. The gap should be determined to cover the temperature change from the guarantee condition and the BLU structure. SDC recommends the total gap between the panel and the guide structure as below, but the suggested dimension does not guarantee the quality of the products.

(b) It is recommended to follow the dimension and the shape of the guiding structure illustrated as below since the distortion of the panel can cause the light leakage.




(c) When the panel guide is designed to be located at the corner of the BLU, the edge point of the panel shall not be in contact with the panel guide structures to prevent the crack of the panel caused by the burr at the edge of the glass. The distance larger than 2.5mm as shown in the picture is recommended.

(X Suggested dimension does not guarantee the quality of the products.)




(d) It is recommended to keep the distance between the panel guides and other ribs over 1mm. If the ribs are placed at the same line with the panel guide, panel broken can be happen when the operator makes the mistake by placing the panel on the top of the ribs.

(X Suggested dimension does not guarantee the quality of the products.)




(e) The gap between the panel guide and the front cover (or front chassis) should be zero in zdirection. If there is gap, the panel is easily stuck into the gap and can be broken by external forces.



#### 2.2 The COF and the Drive IC

(a) It is recommended to secure sufficient gap between the COF and the other parts, since the lack of gap can cause the damage on the COF such as the lead crack, under the vibration and twist condition.


(X Over 3.0mm for moving space is recommended, but the suggested dimension does not guarantee the quality of the products.)




(b) The pattern of COF can be damaged at the sharp edge of the press part and the burr of mold part under the vibration condition. Therefore, it is recommended to avoid placing the gate position and parting line of the injection mold and sharp structure of metal parts around the COF.

(c) The temperature of the surface of Drive-IC should be less than 125°C.


(d) Sufficient space for the COF and the Drive-IC should be secured to prevent the damage on the Drive-IC from external forces by adding the ribs around COF. And it is also important to reduce the gap between the ribs and the front cover as small as possible




(e) It is recommended to make ribs for protecting Drive-IC as close as possible from the COF, otherwise forces from outside can deform the front cover and damage to the D-IC.




(f) When metal parts are assembled next to the Drive-IC, the metal part should be insulated to avoid the damage on Drive-IC from electrostatic discharge.




(g) If the length of COF is designed to be short, the lead crack can be occurred by applying the tension on the COF due to the drop, vibration and twist of the product.



(h) It is recommended that the source PCB should be easily moved in the direction which is parallel to the longer side of the panel, in order for the tension not to be applied to the COF under vibrating condition, such as transportation of the product.




(I) It is suggested to make the holding structures of source PCB at the positions which is provided by SDC. They are marked at the 2D drawing and named as 'PCB guide area'.




#### 3.3 The control PBA and the Source PBA

(a) The gap between the circuit parts of the source PBA (or control PBA) and other parts should be considered to avoid damage on electrical parts by the static electrostatic discharge, short and external forces. If the shielding part is made of metal and if there is not enough distance from circuit parts, adding insulation is recommended. SDC will provide maximum height of circuit parts with 2D and 3D drawing, each customer can decide the distance under consideration of the material, thickness and other characteristics.




#### 3. 4 The 4-Corner and the cloudy light leakage

(a) SDC recommends to design in a way that the heat from light source should be dissipated effectively. For example, it is recommended to make the contact area between the heat sink and the bottom chassis to be maximized. The sharp change of temperature or the large temperature gradient in the surface of panel can cause the light leakage.




(b) The distortion of the panel by the lack of the stiffness of BLU can cause the light leakage and therefore it is recommended to design strong structure against distortion, such as place the strong beads at the corner of BLU to control the flatness of the panel.



#### 3.5 Others

(d) Sharp or the round shape near the panel should be changed to flat shape, such as screw point, gate point of the injection mold etc. Since the panel can be damaged by the concentrated force of the convex point when there is external force.



(b) It is recommended to design the temperature of the active area below 50°C at room temperature for the protection from abnormalities in the screen due to the deterioration of the liquid crystal. In addition, each customer needs to consider all the guarantee conditions connected with temperature for this problem not to happen.

Doc.No. LSC480HJ02