

## FEATURES

- 90MHz Gain Bandwidth,  $f = 100\text{kHz}$
- Maximum Input Offset Voltage: 125 $\mu$ V
- Settling Time: 900ns ( $A_V = -1$ , 150 $\mu$ V, 10V Step)
- 22V/ $\mu$ s Slew Rate
- Low Distortion: -96.5dB for 100kHz, 10V<sub>P-P</sub>
- Maximum Input Offset Voltage Drift: 3 $\mu$ V/ $^{\circ}$ C
- Maximum Inverting Input Bias Current: 10nA
- Minimum DC Gain: 300V/mV
- Minimum Output Swing into 2k:  $\pm 12.8\text{V}$
- Unity-Gain Stable
- Input Noise Voltage: 5nV/ $\sqrt{\text{Hz}}$
- Input Noise Current: 0.6pA/ $\sqrt{\text{Hz}}$
- Total Input Noise Optimized for  $1\text{k}\Omega < R_S < 20\text{k}\Omega$
- Specified at  $\pm 5\text{V}$  and  $\pm 15\text{V}$  Supplies

## APPLICATIONS

- Precision Instrumentation
- High Accuracy Data Acquisition Systems
- 16-Bit DAC Current-to-Voltage Converter
- ADC Buffer
- Low Distortion Active Filters
- Photodiode Amplifiers

## DESCRIPTION

The LT<sup>®</sup>1469 is a dual, precision high speed operational amplifier with 16-bit accuracy and 900ns settling to 150 $\mu$ V for 10V signals. This unique blend of precision and AC performance makes the LT1469 the optimum choice for high accuracy applications such as DAC current-to-voltage conversion and ADC buffers. The initial accuracy and drift characteristics of the input offset voltage and inverting input bias current are tailored for inverting applications.

The 90MHz gain bandwidth ensures high open-loop gain at frequency for reducing distortion. In noninverting applications such as an ADC buffer, the low distortion and DC accuracy allow full 16-bit AC and DC performance.


The 22V/ $\mu$ s slew rate of the LT1469 improves large signal performance compared to other precision op amps in applications such as active filters and instrumentation amplifiers.

The LT1469 is manufactured on Linear Technology's complementary bipolar process and is available in 8-pin PDIP and SO packages. A single version, the LT1468, is also available.

LTC, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

16-Bit Accurate Single Ended to Differential ADC Buffer



**ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Total Supply Voltage ( $V^+$ to $V^-$ ) .....	36V
Input Current (Note 2) .....	$\pm 10\text{mA}$
Output Short-Circuit Duration (Note 3) .....	Indefinite
Operating Temperature Range (Note 4) ..	$-40^\circ\text{C}$ to $85^\circ\text{C}$
Specified Temperature Range (Note 5) ...	$-40^\circ\text{C}$ to $85^\circ\text{C}$
Maximum Junction Temperature .....	$150^\circ\text{C}$
Storage Temperature Range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec).....	$300^\circ\text{C}$

**PACKAGE/ORDER INFORMATION**

TOP VIEW

S8 PACKAGE  
8-LEAD PLASTIC SO

$T_{JMAX} = 150^\circ\text{C}$ ,  $\theta_{JA} = 130^\circ\text{C/W}$  (N8)  
 $T_{JMAX} = 150^\circ\text{C}$ ,  $\theta_{JA} = 190^\circ\text{C/W}$  (S8)

ORDER PART NUMBER

LT1469CS8  
 LT1469IS8  
 LT1469CN8  
 LT1469IN8

---

S8 PART MARKING

1469  
 1469I

Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS	
$V_{OS}$	Input Offset Voltage		$\pm 15\text{V}$		30	125	$\mu\text{V}$	
			$\pm 5\text{V}$		50	200	$\mu\text{V}$	
$I_{OS}$	Input Offset Current		$\pm 5\text{V}$ to $\pm 15\text{V}$		13	$\pm 50$	nA	
$I_{B-}$	Inverting Input Bias Current		$\pm 5\text{V}$ to $\pm 15\text{V}$		3	$\pm 10$	nA	
$I_{B+}$	Noninverting Input Bias Current		$\pm 5\text{V}$ to $\pm 15\text{V}$		-10	$\pm 40$	nA	
$e_n$	Input Noise Voltage Density	$f = 10\text{kHz}$	$\pm 5\text{V}$ to $\pm 15\text{V}$		5		$\text{nV}/\sqrt{\text{Hz}}$	
$i_n$	Input Noise Current Density	$f = 10\text{kHz}$	$\pm 5\text{V}$ to $\pm 15\text{V}$		0.6		$\text{pA}/\sqrt{\text{Hz}}$	
$R_{IN}$	Input Resistance	$V_{CM} = \pm 12.5\text{V}$ Differential	$\pm 15\text{V}$	100	240		$\text{M}\Omega$	
			$\pm 15\text{V}$	50	150		$\text{k}\Omega$	
$C_{IN}$	Input Capacitance		$\pm 15\text{V}$		4		pF	
$V_{CM}$	Input Voltage Range (Positive)		$\pm 15\text{V}$	12.5	13.5		V	
			$\pm 5\text{V}$	2.5	3.5		V	
	Input Voltage Range (Negative)		$\pm 15\text{V}$		-14.3	-12.5		V
			$\pm 5\text{V}$		-4.3	-2.5		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12.5\text{V}$ $V_{CM} = \pm 2.5\text{V}$	$\pm 15\text{V}$	96	110		dB	
			$\pm 5\text{V}$	96	112		dB	
	Minimum Supply Voltage	Guaranteed by PSRR			$\pm 2.5$	$\pm 4.5$	V	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$		100	112		dB	
$A_{VOL}$	Large-Signal Voltage Gain	$V_{OUT} = \pm 12.5\text{V}$ , $R_L = 10\text{k}$ $V_{OUT} = \pm 12.5\text{V}$ , $R_L = 2\text{k}$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 10\text{k}$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	300	9000		V/mV	
			$\pm 15\text{V}$	300	5000		V/mV	
			$\pm 5\text{V}$	200	6000		V/mV	
			$\pm 5\text{V}$	200	3000		V/mV	
$V_{OUT}$	Maximum Output Swing	$R_L = 10\text{k}$ , 1mV Overdrive $R_L = 2\text{k}$ , 1mV Overdrive $R_L = 10\text{k}$ , 1mV Overdrive $R_L = 2\text{k}$ , 1mV Overdrive	$\pm 15\text{V}$	$\pm 13$	$\pm 13.6$		V	
			$\pm 15\text{V}$	$\pm 12.8$	$\pm 13.5$		V	
			$\pm 5\text{V}$	$\pm 3$	$\pm 3.6$		V	
			$\pm 5\text{V}$	$\pm 2.8$	$\pm 3.5$		V	
$I_{OUT}$	Maximum Output Current	$V_{OUT} = \pm 12.5\text{V}$ , 1mV Overdrive $V_{OUT} = \pm 2.5\text{V}$ , 1mV Overdrive	$\pm 15\text{V}$	$\pm 15$	$\pm 22$		mA	
			$\pm 5\text{V}$	$\pm 15$	$\pm 22$		mA	
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0\text{V}$ , 0.2V Overdrive (Note 3)	$\pm 15\text{V}$	$\pm 25$	$\pm 40$		mA	

**ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
SR	Slew Rate	$A_V = -10$ , $R_L = 2\text{k}$ (Note 6)	$\pm 15\text{V}$	15	22		$\text{V}/\mu\text{s}$
			$\pm 5\text{V}$	11	17		$\text{V}/\mu\text{s}$
FPBW	Full-Power Bandwidth	10V Peak, (Note 7) 3V Peak, (Note 7)	$\pm 15\text{V}$		350		kHz
			$\pm 5\text{V}$		900		kHz
GBW	Gain Bandwidth Product	$f = 100\text{kHz}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	60	90		MHz
			$\pm 5\text{V}$	55	88		MHz
$t_r$ , $t_f$	Rise Time, Fall Time	$A_V = 1$ , 10% to 90%, 0.1V	$\pm 15\text{V}$		11		ns
			$\pm 5\text{V}$		12		ns
OS	Overshoot	$A_V = 1$ , 0.1V	$\pm 15\text{V}$		30		%
			$\pm 5\text{V}$		35		%
$t_{PD}$	Propagation Delay	$A_V = 1$ , 50% $V_{IN}$ to 50% $V_{OUT}$ , 0.1V	$\pm 15\text{V}$		9		ns
			$\pm 5\text{V}$		10		ns
$t_S$	Settling Time	10V Step, 0.01%, $A_V = -1$ 10V Step, 150 $\mu\text{V}$ , $A_V = -1$ 5V Step, 0.01%, $A_V = -1$	$\pm 15\text{V}$		760		ns
			$\pm 15\text{V}$		900		ns
			$\pm 5\text{V}$		770		ns
THD	Total Harmonic Distortion	$A_V = 1$ , 10V <sub>P-P</sub> , 100kHz	$\pm 15\text{V}$		-96.5		dB
$R_{OUT}$	Output Resistance	$A_V = 1$ , $f = 100\text{kHz}$	$\pm 15\text{V}$		0.02		$\Omega$
	Channel Separation	$V_{OUT} = \pm 12.5\text{V}$ , $R_L = 2\text{k}$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$	100 100	120 120		dB dB
$I_S$	Supply Current	Per Amplifier	$\pm 15\text{V}$		4.1	5.2	mA
			$\pm 5\text{V}$		3.8	5	mA
$\Delta V_{OS}$	Input Offset Voltage Match		$\pm 15\text{V}$			225	$\mu\text{V}$
			$\pm 5\text{V}$			350	$\mu\text{V}$
$\Delta I_{B-}$	Inverting Input Bias Current Match		$\pm 5\text{V}$ to $\pm 15\text{V}$			$\pm 18$	nA
$\Delta I_{B+}$	Noninverting Input Bias Current Match		$\pm 5\text{V}$ to $\pm 15\text{V}$			$\pm 78$	nA
$\Delta\text{CMRR}$	Common Mode Rejection Match	$V_{CM} = \pm 12.5\text{V}$ (Note 9) $V_{CM} = \pm 2.5\text{V}$ (Note 9)	$\pm 15\text{V}$	93			dB
			$\pm 5\text{V}$	93			dB
$\Delta\text{PSRR}$	Power Supply Rejection Match	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$ (Note 9)		97			dB

The ● denotes the specifications which apply over the temperature range  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage		$\pm 15\text{V}$	●		350	$\mu\text{V}$
			$\pm 5\text{V}$	●		350	$\mu\text{V}$
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 8)	$\pm 5\text{V}$ to $\pm 15\text{V}$	●	1	3	$\mu\text{V}/^\circ\text{C}$
$I_{OS}$	Input Offset Current		$\pm 5\text{V}$ to $\pm 15\text{V}$	●		$\pm 80$	nA
$\Delta I_{OS}/\Delta T$	Input Offset Current Drift	(Note 8)	$\pm 5\text{V}$ to $\pm 15\text{V}$	●	60		$\text{pA}/^\circ\text{C}$
$I_{B-}$	Inverting Input Bias Current		$\pm 5\text{V}$ to $\pm 15\text{V}$	●		$\pm 20$	nA
$\Delta I_{B-}/\Delta T$	Inverting Input Bias Current Drift	(Note 8)	$\pm 5\text{V}$ to $\pm 15\text{V}$	●	40		$\text{pA}/^\circ\text{C}$
$I_{B+}$	Noninverting Input Bias Current		$\pm 5\text{V}$ to $\pm 15\text{V}$	●		$\pm 60$	nA
$V_{CM}$	Input Voltage Range (Positive)		$\pm 15\text{V}$	●	12.5		V
			$\pm 5\text{V}$	●	2.5		V
	Input Voltage Range (Negative)		$\pm 15\text{V}$	●		-12.5	V
			$\pm 5\text{V}$	●		-2.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12.5\text{V}$ $V_{CM} = \pm 2.5\text{V}$	$\pm 15\text{V}$	●	94		dB
			$\pm 5\text{V}$	●	94		dB

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the temperature range 0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CM</sub> = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
	Minimum Supply Voltage	Guaranteed by PSRR		●		±4.5	V
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±4.5V to ±15V		●	95		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	V <sub>OUT</sub> = ±12.5V, R <sub>L</sub> = 10k	±15V	●	100		V/mV
		V <sub>OUT</sub> = ±12.5V, R <sub>L</sub> = 2k	±15V	●	100		V/mV
		V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 10k	±5V	●	100		V/mV
		V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 2k	±5V	●	100		V/mV
V <sub>OUT</sub>	Maximum Output Swing	R <sub>L</sub> = 10k, 1mV Overdrive	±15V	●	±12.9		V
		R <sub>L</sub> = 2k, 1mV Overdrive	±15V	●	±12.7		V
		R <sub>L</sub> = 10k, 1mV Overdrive	±5V	●	±2.9		V
		R <sub>L</sub> = 2k, 1mV Overdrive	±5V	●	±2.7		V
I <sub>OUT</sub>	Maximum Output Current	V <sub>OUT</sub> = ±12.5V, 1mV Overdrive	±15V	●	±12.5		mA
		V <sub>OUT</sub> = ±2.5V, 1mV Overdrive	±5V	●	±12.5		mA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0V, 0.2V Overdrive (Note 3)	±15V	●	±17		mA
SR	Slew Rate	A <sub>V</sub> = -10, R <sub>L</sub> = 2k (Note 6)	±15V	●	13		V/μs
			±5V	●	9		V/μs
GBW	Gain Bandwidth Product	f = 100kHz, R <sub>L</sub> = 2k	±15V	●	55		MHz
			±5V	●	50		MHz
	Channel Separation	V <sub>OUT</sub> = ±12.5V, R <sub>L</sub> = 2k V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 2k	±15V	●	98		dB
			±5V	●	98		dB
I <sub>S</sub>	Supply Current	Per Amplifier	±15V	●		6.5	mA
			±5V	●		6.3	mA
ΔV <sub>OS</sub>	Input Offset Voltage Match		±15V	●		600	μV
			±5V	●		600	μV
ΔI <sub>B-</sub>	Inverting Input Bias Current Match		±5V to ±15V	●		±38	nA
ΔI <sub>B+</sub>	Noninverting Input Bias Current Match		±5V to ±15V	●		±118	nA
ΔCMRR	Common Mode Rejection Match	V <sub>CM</sub> = ±12.5V (Note 9)	±15V	●	91		dB
		V <sub>CM</sub> = ±2.5V (Note 9)	±5V	●	91		dB
ΔPSRR	Power Supply Rejection Match	V <sub>S</sub> = ±4.5V to ±15V (Note 9)		●	92		dB

The ● denotes the specifications which apply over the temperature range -40°C ≤ T<sub>A</sub> ≤ 85°C, V<sub>CM</sub> = 0V unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V	●		500	μV
			±5V	●		500	μV
ΔV <sub>OS</sub> /ΔT	Input Offset Voltage Drift	(Note 8)	±5V to ±15V	●	1	4	μV/°C
I <sub>OS</sub>	Input Offset Current		±5V to ±15V	●		±120	nA
ΔI <sub>OS</sub> /ΔT	Input Offset Current Drift	(Note 8)	±5V to ±15V	●	120		pA/°C
I <sub>B-</sub>	Inverting Input Bias Current		±5V to ±15V	●		±40	nA
ΔI <sub>B-</sub> /ΔT	Inverting Input Bias Current Drift	(Note 8)	±5V to ±15V	●	80		pA/°C
I <sub>B+</sub>	Noninverting Input Bias Current		±5V to ±15V	●		±80	nA
V <sub>CM</sub>	Input Voltage Range (Positive)		±15V	●	12.5		V
			±5V	●	2.5		V
	Input Voltage Range (Negative)		±15V	●		-12.5	V
			±5V	●		-2.5	V

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the temperature range  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ,  $V_{\text{CM}} = 0\text{V}$  unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	$V_{\text{SUPPLY}}$		MIN	TYP	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$V_{\text{CM}} = \pm 12.5\text{V}$	$\pm 15\text{V}$	●	92			dB
		$V_{\text{CM}} = \pm 2.5\text{V}$	$\pm 5\text{V}$	●	92			dB
	Minimum Supply Voltage	Guaranteed by PSRR		●			$\pm 4.5$	V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$		●	93			dB
$A_{\text{VOL}}$	Large-Signal Voltage Gain	$V_{\text{OUT}} = \pm 12.5\text{V}$ , $R_L = 10\text{k}$	$\pm 15\text{V}$	●	75			V/mV
		$V_{\text{OUT}} = \pm 12.5\text{V}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	●	75			V/mV
		$V_{\text{OUT}} = \pm 2.5\text{V}$ , $R_L = 10\text{k}$	$\pm 5\text{V}$	●	75			V/mV
		$V_{\text{OUT}} = \pm 2.5\text{V}$ , $R_L = 2\text{k}$	$\pm 5\text{V}$	●	75			V/mV
$V_{\text{OUT}}$	Maximum Output Swing	$R_L = 10\text{k}$ , 1mV Overdrive	$\pm 15\text{V}$	●	$\pm 12.8$			V
		$R_L = 2\text{k}$ , 1mV Overdrive	$\pm 15\text{V}$	●	$\pm 12.6$			V
		$R_L = 10\text{k}$ , 1mV Overdrive	$\pm 5\text{V}$	●	$\pm 2.8$			V
		$R_L = 2\text{k}$ , 1mV Overdrive	$\pm 5\text{V}$	●	$\pm 2.6$			V
$I_{\text{OUT}}$	Maximum Output Current	$V_{\text{OUT}} = \pm 12.5\text{V}$ , 1mV Overdrive	$\pm 15\text{V}$	●	$\pm 7$			mA
		$V_{\text{OUT}} = \pm 2.5\text{V}$ , 1mV Overdrive	$\pm 5\text{V}$	●	$\pm 7$			mA
$I_{\text{SC}}$	Output Short-Circuit Current	$V_{\text{OUT}} = 0\text{V}$ , 0.2V Overdrive (Note 3)	$\pm 15\text{V}$	●	$\pm 12$			mA
SR	Slew Rate	$A_V = -10$ , $R_L = 2\text{k}$ (Note 6)	$\pm 15\text{V}$	●	9			V/ $\mu\text{s}$
			$\pm 5\text{V}$	●	6			V/ $\mu\text{s}$
GBW	Gain Bandwidth Product	$f = 100\text{kHz}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	●	45			MHz
			$\pm 5\text{V}$	●	40			MHz
	Channel Separation	$V_{\text{OUT}} = \pm 12.5\text{V}$ , $R_L = 2\text{k}$ $V_{\text{OUT}} = \pm 2.5\text{V}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	●	96			dB
			$\pm 5\text{V}$	●	96			dB
$I_S$	Supply Current	Per Amplifier	$\pm 15\text{V}$	●			7	mA
			$\pm 5\text{V}$	●			6.8	mA
$\Delta V_{\text{OS}}$	Input Offset Voltage Match		$\pm 15\text{V}$	●			800	$\mu\text{V}$
			$\pm 5\text{V}$	●			800	$\mu\text{V}$
$\Delta I_{\text{B-}}$	Inverting Input Bias Current Match		$\pm 5\text{V}$ to $\pm 15\text{V}$	●			$\pm 78$	nA
$\Delta I_{\text{B+}}$	Noninverting Input Bias Current Match		$\pm 5\text{V}$ to $\pm 15\text{V}$	●			$\pm 158$	nA
$\Delta\text{CMRR}$	Common Mode Rejection Match	$V_{\text{CM}} = \pm 12.5\text{V}$ (Note 9)	$\pm 15\text{V}$	●	89			dB
		$V_{\text{CM}} = \pm 2.5\text{V}$ (Note 9)	$\pm 5\text{V}$	●	89			dB
$\Delta\text{PSRR}$	Power Supply Rejection Match	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$ (Note 9)		●	90			dB

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The inputs are protected by back-to-back diodes and two 100 $\Omega$  series resistors. If the differential input voltage exceeds 0.7V, the input current should be limited to less than 10mA. Input voltages outside the supplies will be clamped by ESD protection devices and input currents should also be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 4:** The LT1469C and LT1469I are guaranteed functional over the operating temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Note 5:** The LT1469C is guaranteed to meet specified performance from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  and is designed, characterized and expected to meet specified

performance from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  but is not tested or QA sampled at these temperatures. The LT1469I is guaranteed to meet specified performance from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Note 6:** Slew rate is measured between  $\pm 8\text{V}$  on the output with  $\pm 12\text{V}$  swing for  $\pm 15\text{V}$  supplies and  $\pm 2\text{V}$  on the output with  $\pm 3\text{V}$  swing for  $\pm 5\text{V}$  supplies.

**Note 7:** Full-power bandwidth is calculated from the slew rate.  $\text{FPBW} = \text{SR}/2\pi V_p$ .

**Note 8:** This parameter is not 100% tested.

**Note 9:**  $\Delta\text{CMRR}$  and  $\Delta\text{PSRR}$  are defined as follows: 1) CMRR and PSRR are measured in  $\mu\text{V}/\text{V}$  on each amplifier; 2) the difference between the two sides is calculated in  $\mu\text{V}/\text{V}$ ; 3) the result is converted to dB.

## APPLICATIONS INFORMATION

### Layout and Passive Components

The LT1469 requires attention to detail in board layout in order to maximize DC and AC performance. For best AC results (for example, fast settling time) use a ground plane, short lead lengths and RF quality bypass capacitors ( $0.01\mu\text{F}$  to  $0.1\mu\text{F}$ ) in parallel with low ESR bypass capacitors ( $1\mu\text{F}$  to  $10\mu\text{F}$  tantalum). For best DC performance, use “star” grounding techniques, equalize input trace lengths and minimize leakage (i.e.,  $1.5\text{G}\Omega$  of leakage between an input and a 15V supply will generate  $10\text{nA}$ —equal to the maximum  $I_{B-}$  specification).

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: for inverting configurations tie the ring to ground, in noninverting connections tie the ring to the inverting input (note the input capacitance will increase which may require a compensating capacitor as discussed below).

Microvolt level error voltages can also be generated in the external circuitry. Thermocouple effects caused by temperature gradients across dissimilar metals at the contacts to the inputs can exceed the inherent drift of the amplifier. Air currents over device leads should be minimized, package leads should be short and the two input leads should be as close together as possible and maintained at the same temperature.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or even oscillations. For feedback resistors greater than  $2\text{k}$ , a feedback capacitor of value  $C_F > R_G \cdot C_{IN}/R_F$  should be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is one, and a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ . An example would be a DAC I-to-V converter as shown on the back page of the data sheet where the DAC can have many tens of picofarads of output capacitance. Another example would be a gain of  $-1$  with  $5\text{k}$  resistors; a  $5\text{pF}$  to  $10\text{pF}$  capacitor should be added across the feedback resistor.




Figure 1. Nulling Input Capacitance

## APPLICATIONS INFORMATION

### Input Considerations

Each input of the LT1469 is protected with a  $100\Omega$  series resistor and back-to-back diodes across the bases of the input devices. If large differential input voltages are anticipated, limit the input current to less than  $10\text{mA}$  with an external series resistor. Each input also has two ESD clamp diodes—one to each supply. If an input is driven beyond the supply, limit the current with an external resistor to less than  $10\text{mA}$ .

The LT1469 employs bias current cancellation at the inputs. The inverting input current is trimmed at zero common mode voltage to minimize errors in inverting applications such as I-to-V converters. The noninverting input current is not trimmed and has a wider variation and therefore a larger maximum value. As the input offset current can be greater than either input current, the use of balanced source resistance is NOT recommended as it actually degrades DC accuracy and also increases noise.

The input bias currents vary with common mode voltage. The cancellation circuitry was not designed to track this common mode voltage because the settling time would have been adversely affected.

The LT1469 inputs can be driven to the negative supply and to within  $0.5\text{V}$  of the positive supply without phase reversal. As the input moves closer than  $0.5\text{V}$  to the positive supply, the output reverses phase.

### Total Input Noise

The total input noise of the LT1469 is optimized for a source resistance between  $1\text{k}$  and  $20\text{k}$ . Within this range, the total input noise is dominated by the noise of the source resistance itself. When the source resistance is below  $1\text{k}$ , voltage noise of the amplifier dominates. When the source resistance is above  $20\text{k}$ , the input noise current is the dominant contributor.




Figure 2. Input Stage Protection

## APPLICATIONS INFORMATION

### Capacitive Loading

The LT1469 drives capacitive loads of up to 100pF in unity-gain and 300pF in a gain of  $-1$ . When there is a need to drive a larger capacitive load, a small series resistor should be inserted between the output and the load. In addition, a capacitor should be added between the output and the inverting input as shown in Figure 3.

### Settling Time

The LT1469 is a single stage amplifier with an optimal thermal layout that leads to outstanding settling performance. Measuring settling, even at the 12-bit level is very challenging, and at the 16-bit level requires a great deal of subtlety and expertise. Fortunately, there are two excellent Linear Technology reference sources for settling measurements—Application Notes 47 and 74. Appendix B of AN47 is a vital primer on 12-bit settling measurements and AN74 extends the state-of-the-art while concentrating on settling time with a 16-bit current output DAC input.

The settling of the DAC I-to-V converter on the back page was measured using the exact methods of AN74. The optimum nulling of the DAC output capacitance requires 20pF across the 6k feedback resistor. The theoretical limit for 16-bit settling is 11.1 times this RC time constant or 1.33 $\mu$ s. The actual settling time is 1.7 $\mu$ s at the output of the LT1469. The LT1469 is the fastest Linear Technology amplifier in this application.

The RC output noise filter adds a slight settling time delay of 100ns but reduces the noise bandwidth to 1.6MHz which increases the output resolution for 16-bit accuracy.





Figure 3. Driving Capacitive Loads




**SIMPLIFIED SCHEMATIC**



**PACKAGE DESCRIPTION**

Dimensions in inches (millimeters) unless otherwise noted.


**N8 Package**  
**8-Lead PDIP (Narrow 0.300)**  
 (LTC DWG # 05-08-1510)



\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

**PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.

**S8 Package**  
**8-Lead Plastic Small Outline (Narrow 0.150)**  
 (LTC DWG # 05-08-1610)




\*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE  
 \*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S08 1298

## TYPICAL APPLICATION

16-Bit DAC I-to-V Converter and Reference Inverter for Bipolar Output Swing ( $V_{OUT} = -10V$  to  $10V$ )



## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1167	Precision Instrumentation Amplifier	Single Resistor Gain Set, 0.04% Max Gain Error, 10ppm Max Gain Nonlinearity
LT1468	Single 90MHz, 22V/ $\mu$ s, 16-Bit Accurate Op Amp	75 $\mu$ V Max $V_{OS}$ , Single Version of LT1469
LTC1595/LTC1596	16-Bit Serial Multiplying $I_{OUT}$ DAC	$\pm 1$ LSB Max INL/DNL, Low Glitch, DAC8043 16-Bit Upgrade
LTC1597	16-Bit Parallel Multiplying $I_{OUT}$ DAC	$\pm 1$ LSB Max INL/DNL, Low Glitch, On-Chip Bipolar Resistors
LT1604	16-Bit, 333ksps Sampling ADC	$\pm 2.5V$ Input, SINAD = 90dB, THD = -100dB
LTC1605	Single 5V, 16-Bit, 100ksps Sampling ADC	Low Power, $\pm 10V$ Inputs, Parallel/Byte Interface