

Use Only

LONTIUM SEMICONDUCTOR CORPORATION

ClearedEdgeTM Technology

LT8668EX LCD Controller

Data Sheet

> 姓名 杨云鹤 zxwdzyyh@126.com

公司名称:香港众鑫微电子有限公司 地址:深圳市宝安区宝源路互联网产业 基地A区A栋209D 电话:0755-61591881-8026 手机:15999697406 QQ:2692339384

We produce mixed-signal products for a better digital world!



LT8668EX_ Data Sheet _R1.1

Revision History

Owner	Content	Date
YS Zhang	The second version	07/11/2014
N.Wang	Modify package information	07/14/2014
YS Zhang	LCD Controller Datasheet Version 1.0	10/28/2014
N.Wang	Review package information	12/11/2014
Confide	Atian for ATHE AND	5
	Owner YS Zhang N.Wang N.Wang	Owner Content YS Zhang The second version N.Wang Modify package information YS Zhang LCD Controller Datasheet Version 1.0 N.Wang Review package information



Table of Contents

1.	General Description	4
	1.1. Key Features	4
	1.2. Applications	5
	1.3. Absolute Maximum Ratings	6
2.	Functional Block Description	6
	2.1. Application Diagram	6
	2.2. Pin Configuration	17
	2.3. Pin Descriptions	. 8
	2.4. Major Function Block Descriptions	14
	2.4.1. VGA - ADC	14
	2.4.2. Position Auto Adjust	14
	2.4.3. Sync Process	15
	2.4.4. Embedded HDMI Receiver	15
	2.4.5. Scaling	16
	2.4.6. Color Enhance Processing	16
	2.4.7. OSD	17
	2.4.8. LVDS Driver	21
	2.4.9. Digital Audio Input/output Interface	24
	2.4.10. Two Wire Serial Bus Interface	25
	2.4.11. OCM (On Chip Manager)	26
3.	Packaging	27
	3.1. ePad Enhancement	27
	3.2. Package Dimensions	28
	O	
	alt	
1		



1. General Description

The LT8668EX is Lontium's second generation LCD controller that supports both VGA interface and the HDMI interface based on ClearEdge[™] technology, compliant with the HDMI 1.4(High Definition Multimedia Interface) specification. It can also support Dual-Mode DP and MHL with HDMI interface. For backward compatibility, this LCD controller also includes a high performance analog interface to work with traditional VGA/YPbPr interface. With quad-LVDS ports it can support quad-LVDS ports monitor with 4Kx2K resolution. And dual-LVDS ports or single-LVDS port for other resolution. It can also support RGB888/RGB666/RGB565 for TTL interface panel with LVDS ports. For total solution of LCD controller, LT8668EX integrates main functions include position adjustment, programmable scalar, video processor (hue, saturation, brightness and contrast adjustment), OSD, gamma correction, PWM, MCU, total 16 GPIOs and nor-flash (optional). For easy implement of a multi-media system, LT8668EX supports 2-channel I2S audio input and 8-channel high quality I2S audio or SPDIF audio output. LT8668EX integrates 4M bits nor-flash inside, and also you can use external nor-flash by SPI interface for compatibility.

The LT8668EX is offered in a 128-pin LQFP package, with operating temperature range of - 10° C-70°C.

1.1. Key Features

HDMI/MHL Dual Mode Rx

- Direct interface to DVI 1.0 and HDMI V1 4 receiver
- Compliance with DVI up to 1.65Gbpstand HDMI V1.4 up to 3.0Gbps
- Support MHL V2.0 on the same pins with HDMI
- Multiple pixel formats: RGB 6/8/10/12 bit per component (bpc); YCbCr 422/444 8/10/12 bpc
- High input sensitivity, with differential input level down to 80mV
- Receiver side equalization up to 12 dB
- Auto Loss of Signal detection
- High jitter tolerance up to 0.6UI
- HDCP decryption
- On-chip EDID
- Support input resolution up to 4Kx2K@30Hz

Analog RGB/YPbPr Input Interface

- 1 channel Analog input supported
- On-chip EDID
- Mitegrated 8-bit triple-channel 165MHZ ADC/PLL
- Support RGB/YCbCr input
- Support SOG(Sync-On-Green)
- Auto adjusting true 64 phase ADC PLL
- Support input resolution up to 1080P

Output Interface

- Quad channels LVDS output ports
- Single, double or quad pixel mode
- 24/48/96-bit panel mapping to the LVDS channels
- 18/36/72-bit panel mapping to the LVDS channels



- Programmable LVDS ports swapping
- Programmable channel swapping •
- Support output resolution up to 4Kx2K@30Hz for true 4K LCD
- Spread-Spectrum DPLL to reduce EMI
- Compliant with RGB888/RGB666/RGB565 TTL output •

On Chip Manager

- Embedded 51 Core, and is compatible with Standard 8051 instruction • Tail Use Only
- Up to 24K bytes on chip PRAM •
- One external interrupt •
- Embedded SPI master for external SPI flash
- Programmable digital PWM for backlight control •
- 8bit ADC for key pad control
- I2C BUS (slave mode) •

Scaling

- Fully programmable zoom ratios •
- Independent horizontal/vertical scaling
- Advanced zoom algorithm provides high image quality •

Video Processing

- Programmable hue and saturation adjustment •
- brightness and contrast control
- Programmable Color space conversion K •
- Programmable gamma correction supports
- Advanced dithering logic for 18-bit panel color depth enhancement •

Audio Support

- 2-channel of analog audio input for the support of DVI ٠
- Optional SPDIF output and 8-channel I2S output •
- Supports PWM output for audio volume control

On-chip OSD

- Embedded 15K SRAM dynamically stores OSD command and fonts
- Support multicolor RAM font, 1,2 and 4-bit per pixel •
- 16 color palette •
- Programmable blinking effects for each character •
- Programmable alpha-blending
- Optional 10x18~12x18 font matrix selection

Other Features

- Support I2C slave debug mode
- Extensive power management for power savings •
- Support total 16 GPIOs •
- Integrated pattern generation
- Integrated nor-flash(optional)

Applications 1.2.

HD LCD computer Monitors



- HD LCD Monitors for medical and other applications .
- Multi-Media process and display control •
- HDMI/MHL/VGA to LVDS Interface conversion

1.3. **Absolute Maximum Ratings**

Supply Voltage	VDD33	3.0V to 3.6V	
	VCCA33	3.0V to 3.6V	
	VCCA18	1.7V to 1.90V	1
	VDD18	1.62V to 1.98V	N.
Operating Junct	ion Temperature Range		
Storage Temper	ature Range		; 0
			CO CO
2. Function	onal Block Desc	ription	
		(i c	7

2. Functional Block Description

Figure 1 is functional block diagram of LT8668EX, and the block detail internal relationship is also shown in the diagram.



Application Diagram 2.1.

Figure 2 is the normal application diagram of the HD-LCD controller chip. In the chip it include a triple ADC, a TMDS receiver, a Scalar, a MCU and associated interfaces, an on-chip OSD, and a quad LVDS driver for LCD panel interface. It also includes a digital audio interface, a PWM module for back light control. The interface with DisplayPort



LT8668EX_ Data Sheet _R1.1

can be realized through the TMDS interface by adding an external level-shifter chipset. HDCP is also support.







2.3. Pin Descriptions

(I/Odescription: A=Analog, I=Input, O=Output, P=Power, G=Ground)

PIN	NAME	I/O	FUNCTION	NOTES		
	ADC Pins					
23	ADC_VS	AI	VGA Vertical Sync input	5V-tolerant		
24	ADC_HS	AI	VGA Horizontal Sync	5V-tolerant		
			input			
29	BIN	AI	VGA blue channel			
			analog input			
33	GIN	AI	VGA green channel			
	•			•		



			analog input	
37	RIN	AI	VGA red channel analog	
			input	
31	SOG	AI	SOG analog input	
26	FILT	AIO	ADC PLL external filter	
40	ADC DDC SDA	10	ADC DDC data channel	5V-tolerant
41	ADC DDC SCL	10	ADC DDC clock channel	5V-tolerant
28.32.36	VCCA18 ADC	AP	Power supply pins for	1.8V
- , - ,			ADC	-
30,34,38	VSSA18 ADC	AG	Ground supply pins for	A.
			ADC	alt.
35	VDD18_ADC	AP	Power supply pins for	1.8
			ADC	.0
27	VCCA33_ADCP	AP	Power supply pins for \swarrow	3 .3V
	LL		ADC PLL	
25	VSSA33_ADCP	AG	Ground supply pins for	
	LL		ADC PLL	
	HDMI/MF	<u>IL RX</u>	Pins 🔬 Y	
1	RX_HPD_CBUS	IO	HDMI Receiver hot plug	5V-tolerant
			detect output and MHL	
			CBUS	
2	RX_DDC_SDA	10	HDMI Receiver DDC	5V-tolerant
		ſ	data channel	
3	RX_DDC_SCL	10	HDMI Receiver DDC	5V-tolerant
		_ K	Clock channel	
4	CEC	10'	HDMI CEC pin	5V-tolerant
7	RXC_n	, ' Al	HDMI Receiver clock	
			negative analog input	
8	RXC_p	AI	HDMI Receiver clock	
			positive analog input	
10	RXQ_n	AI	HDMI Receiver channel	
			0 negative analog input	
11	RXU_p	AI	HDMI Receiver channel	
			U positive analog input	
14	RX1_N	AI	HDIMI Receiver channel	
			1 negative analog input	
	КХ1_р	AI	HDMI Receiver channel	
47		A 1	I positive analog input	
	RX2_N	AI	ADMI Receiver channel	
10		A 1	2 negative analog input	
10	кл2_р	AI	2 positivo apolog input	
0 16			2 positive analog input	
9,10		AIO	hiss connect 2 21/ or 1 8	
			nower supply	
53	REXT		External resistor used	
			for accurate current	
			reference connect	
			6 04K 1% resistor to	
			around	
12	VSSA33 RX	AG	3.3V Ground supply pins	
L		🗨		l



			for HDMI Receiver	
13	VCCA33_RX	AP	3.3V Power supply pins	3.3V
			for HDMI Receiver	
20	VCCA18_RX	AP	1.8V Power supply pins	1.8V
			for HDMI Receiver	
19	VSSA18_RX	AG	1.8V Ground supply pins	
_			for HDMI Receiver	
5	VCCA18_RMPL	AP	Power supply pins for	1.8V
	L			1
6	VSSA18 RMPI	٨G	FLL Ground supply pips for	\sim
8		//0	HDMI/MHI Receiver	$O_{\mathcal{F}}$
	-		PLL	
	Display	PLL	Pins 🔨	5
105	XTALO	0	Crystal oscillator output	
106	XTALI		Crystal oscillator input	
103	VCCA18_ACPL	AP	Power supply pin for	1.8V
	L		Audio/Core RUL	
104	VSSA18_ACPL	AG	Ground supply pin for	
407		A D	Audio/Core PLL	2.01/
107	VCCA33_XTAL	AP	Power supply pin for	3.3V
		S Din		
100			VDS Port A channel 0	
100		AU	nogotivo output	
00	T40 n	40	LVDS Port A channel 0	
99	TAO_p	AU	LVDS POILA Champer 0	
08	TA1	10		
98	IAI_n	AO	LVDS PortA channel I	
07		10	negative output	
97	TALp	AO	LVDS PortA channel I	
			positive output	
96	KA2_n	AO	LVDS PortA channel 2	
	-		negative output	
95	TA2_p	AO	LVDS PortA channel 2	
			positive output	
94	TAC_n	AO	LVDS PortA clock	
			channel negative output	
93	TAC_p	AO	LVDS PortA clock	
			channel positive output	
92	TA3_n	AO	LVDS PortA channel 3	
*			negative output	
91	TA3_p	AO	LVDS PortA channel 3	
			positive output	
88	PCLK_TB0_n	AO	LVDS PortB channel 0	
			negative output/TTL	
			pixel clock output	
87	VS TB0 p	AO	LVDS PortB channel 0	
		-	positive output/TTL	
	1			



			vertical sync output	
86	HS_TB1_n	AO	LVDS PortB channel 1	
			negative output/TTL	
			horizontal sync output	
85	DE_TB1_p	AO	LVDS PortB channel 1	
	_		positive output/TTL	
			display enable output	
84	D0_TB2_n	AO	LVDS PortB channel 2	4
			negative output/TTL	23
			data0 output	011
83	D1_TB2_p	AO	LVDS PortB channel 2	
			positive output/TTL	5
			data1 output	
82	D2_TBC_n	AO	LVDS PortB clock	
			channel negative	
			output/TTL data2	
			output	
81	D3_TBC_p	AO	LVDS PortB clock	
			channelpositive	
			output/TTL data3	
		. au	output	
80	D4_TB3_n	AO	LVDS PortB channel 3	
	۲	H	negative output/TTL	
70			data4 output	
79	D5_TB3_p	AO	LVDS PortB channel 3	
			positive output/TTL	
70		10	data5 output	
/8	D6 IC0_n	AO	LVDS PortC channel 0	
	all'		negative output/11L	
77		10	Ualao Oulpul	
	D/_1C0_p	AO	LVDS PortC channel 0	
- Of			data7 output	
76	D8 TC1 n		I VDS PortC channel 1	
		лО	negative output/TTI	
			data8 output	
75	D9 TC1 n		LVDS PortC channel 1	
	b y i c i c i c i b	10	positive output/TTL	
▼			data9 output	
74	D10 TC2 n	AO	LVDS PortC channel 2	<u> </u>
/ · ·		110	negative output/TTL	
			data10 output	
73	D11 TC2 n	AO	LVDS PortC channel 2	
	p		positive output/TTL	
			data11 output	
				1



72	D12 TCC n	AO	LVDS PortC clock	
12	D12_100_1	110	channel negative	
			output/TTL data12	
71	D13 TCC n		I VDS PortC clock	
/1	D15_1CC_p	лU	channel positive	
			output/TTL_data12	
			output	
70	D14 TC2 n	10	ULIPUL	
70	D14_1C5_1	AU	LVDS FOIL Channel 5	
			dete 14 output	O_{λ}
60	D15 TC2 m	10	LVDS Dort Cohornal 2	.0.
69	D15_1C5_p	AO	LVDS PortC channel 3	5
			positive output/11L	
		10	data15 output	
66	D16_1D0_n	AO	LVDS PortD channel 0	
			negative output/FTL	
			data16 output	
65	DI7_TD0_p	AO	LVDS PortD channel 0	
			positive output/TTL	
			data17 output	
64	D18_TD1_n	AO	LVDS PortD channel 1	
		12 to	negative output/TTL	
		J-S	data18 output	
63	D19_TD1_p_	AO	LVDS PortD channel 1	
	Kal		positive output/TTL	
			data19 output	
62	D20_ TD 2_n	AO	LVDS PortD channel 2	
			negative output/TTL	
	NO.		data20 output	
61	D21_TD2_p	AO	LVDS PortD channel 2	
c.01			positive output/TTL	
- Cli			data21 output	
60	D22_TDC_n	AO	LVDS PortD clock	
			channel negative	
			output/TTL data22	
			output	
59	D23_TDC_p	AO	LVDS PortD clock	
			channel positive	
			output/TTL data23	
			output	
58	TD3_n	AO	LVDS PortD channel 3	
			negative output	
57	TD3_p	AO	LVDS PortD channel 3	
	-		positive output	
68,90	VCCA33	AP	3.3V Power supply pins	3.3V



LT8668EX_ Data Sheet _R1.1

			for LVDS	
67,89	VSSA33	AG	Ground supply pins for	
			LVDS	
	SPI FI	ash P	ins	
121	SPI_CK	0	External flash SPI chip	
			clock	
122	SPI_MOSI	0	External flash SPI chip	
4.00			serial data input	
123	SPI_CSN	0	External flash SPI chip enable	NA.
124	SPI_MISO	I	External flash SPI chip serial data output	Oy.
	Aud	io Pir	S	<u>s</u> e
49	WS O	0	I2S word select	
			output/GPIO2	
50	SCLK_O	0	I2S serial clock ~~	
			output/GPIO1	
51	MCLK_O	0	I2S audio master clock	
47	000.0	0		
47		0	125 data0 output/GPIO3	
40		0	audio output/GPIO4	
45	SD2 0	0	28 data2 output/GPI04	
44	SD3_O/WPB	OKI	2S data3	
	000_0/110	- By	output/Integrated flash	
	×.	F	WPB pin/GPIO6	
114	SCLK_I	1	I2S serial clock	
			input/GPIO9	
115	MCLK_I	I	I2S audio master clock	
112		1		
112		1	input/GPI011	
113	WS I	1	12S word select	
		•	input/GPIO10	
All a	Cont	rol Pi	ns	1
52	RESET N	1	Global reset, active low	
127	KPAD_IN	AI	Keypad Analog Input	
108	PWM	0	Panel backlight	
			control/GPIO7	
109	PWM_EN	0	Panel backlight	
		10		
			input/output	
128	GPIO13	10	General purpose	
			input/output	
111	GPIO14	IO	General purpose	
			input/output	
110	GPIO15/HOLD	IO	General purpose	
			input/output; Integrated	
			tlash HOLD pin	



LT8668EX_ Data Sheet _R1.1

42	HDCP_M_SDA	10	Master I2C data channel	5V-tolerant	
43	HDCP_M_SCL	10	Master I2C clock	5V-tolerant	
			channel		
117	S_SDA	10	Slave I2C data channel	5V-tolerant	
118	S_SCL	10	Slave I2C clock channel	5V-tolerant	
Power and Ground Pins					
22,54,56,101,120,126	VDD18	Ρ	Power supply pins for	1.8V	
digital					
21,55,102,119,125	VSS18	G	Ground supply pins for	1	
			digital		
48,116	VDD33	Р	Power supply pins for IO	3.3	

2.4. Major Function Block Descriptions

A functional block diagram is illustrated as Figure 1. Each of the functional units shown is described in the following sections.

2.4.1. VGA - ADC

The analog-to-digital converter (ADC) transfers the input analog R/G/B video signals to digital output data with each 8-bit resolution. The maximum clock sample frequency is 165M. RIN/GIN/BIN is high-impedance input pins that accept the RED, GREEN, and BLUE channel graphics signals. They accommodate input signals ranging from 0.7V (p-p) full-scale. Signals should be AC-couple to these pins.

Please note that it is very important to follow the recommended layout guidelines for the circuit shown in the Figure 4.



Position Auto Adjust

Position auto adjust module is used to adjust the position of video picture vertically and horizontally. The module is made of two parts: RGB data start address counterpart and positions adjust part.

2.4



2.4.3. Sync Process

The LT8668EX has a sync processor block providing the capability of measuring the horizontal and vertical timing parameters of the input video source. This information may be used to determine the video format and to detect a change in the input timing.

Hsync /Vsync Frequency and Polarity Detection

SYNC_HCNT, the 16 bits hsync period counter counts the time of 32xhsync period, then loads the result into the SYNC_HCNT. The output value will be [((REFCLKfreq x 32)/Hfreq)], updated at positive edge of vsync or negative edge of vsync.

SYNC_VCNT, the 11 bits vsync period counter counts the counter of hsync pulse between two vsync pulses, and then loads the result into the SYNC_VCNT. The output value will be [(VGA_V_TOTAL)], updated every vsync period.

The polarity functions detect the input hsync/vsync duty cycle. If the high pulse duration is longer than that of the low pulse, the negative polarity is asserted; otherwise, positive polarity is asserted.

2.4.4. Embedded HDMI Receiver

The embedded HDMI receiver is compliant with High Definition Multimedia Interface (HDMI) Specification 1.4. HDMI is unified digital video, audio, and control data over low-cost cables. LT8668EX HDMI RX can connect digital television, flat panel displays and project systems digitally to multimedia sources: DVD players, high definition set-top boxes, digital video tape recorders, and personal computers. Digital transmission, in turn, delivers an uncompromising multimedia experience. Inexpensive cables up to 20 meters and assure the widest range of interoperability against uncertain qualities of cheap cables from low-cost suppliers as the standard matures. The HDMI RX can receive and output up to eight digital audio channels at up to 192 kHz sampling rate, making it the leading component for integrated home theaters and high definition televisions. The device supports direct connections to a wide selection of audio DACs and decoders through industry standard I2S or S/PDIF interfaces.

HDMI/MHL Dual Mode Rx Features:

- Single channel HDMI receiver
- Compliant with HDMP1.4, DVI 1.0, and MHL2.0 specifications
 - Supporting pixel rates from 13.5MHz to 300MHz
 - DTV resolutions: 480p, 576p, 720p, 1080p up to 4kx2k
 - PC resolutions: VGA, SVGA, XGA, SXGA up to UXGA
 - Video output interface supporting digital video standards such as:
 - 24-bit RGB/YCbCr 4:4:4
 - 16 YCbCr 4:2:2
- Intelligent adaptive channel equalization supporting up to 20m cable at the highest video
 data rate
- Up sampling from YCbCr 4:2:2 to YCbCr 4:4:4
- Digital audio output interface supporting
 - I2S interface supporting, audio sample rate: 32~192 kHz
 - ♦ sample size: 16~24 bits
 - S/PDIF interface supporting PCM, Dolby Digital, DTS digital audio transmission using IEC60958 and IEC 61937
 - automatic audio error detection for programmable soft mute, preventing annoying harsh automatic audio error detection for programmable soft mute, preventing annoying harsh output sound due to audio error or hot-unplug



JSe Only

2.4.5. Scaling

The scaling engine uses an advanced scaling technique that provides simultaneous high quality scaling of real time video and graphics images. An input frame is scalable arbitrarily in both the vertical and horizontal dimensions. The Scalar provides independently horizontal and vertical zoom Scalar with adjustable zoom factor from 1/4x to 4x.

Scaling Feature

- Fully programmable zoom ratios
- Independent horizontal/vertical scaling
- Advanced zoom algorithm provides high image quality

2.4.6. Color Enhance Processing

LT8668EX provided color and image enhance control. The color process consists of YCbCr convert to RGB, Contrast and Brightness control, Hue and Saturation Control, Dithering Control, Gamma Correction Control.

The following diagram presents the data flow among OSD signal, video process signal, alpha blending, gamma correction, dithering



VP

Figure 5: Video Data Path Diagram

VP includes YCbCr2RGB, programmable Contrast and Brightness adjustment, programmable Hue and Saturation adjustment. YCbCr2RGB include 4 YCbCr convert to RGB formulas, include SDPC (16~235), SDTV (0~255), HD normal and HD PC color space conversion.

Alpha Blending

8 levels of blending are supported for the OSD images. OSD color value 0 is reserved for transparency and is unaffected by the blend attribute. Blend levels for binary codes "111" through "000" are 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, 87.5%, and 100%. Blend percentage level refers the percentage of the output data that is OSD. For example, 001 mean output data stream 87.5% OSD data blending 12.5% image data. This OSD picture would be only slightly translucent.

Gamma Correction

Screen brightness is a function of the voltage applied to the LCD display. A "gamma" effect will occur when the change in brightness is different from an increase in applied voltage at low magnitude versus the same voltage increase at high magnitudes. LCD displays typically



LT8668EX_ Data Sheet _R1.1

characterize this non-uniform behavior with a "Gamma Curve". A typical curve is shown below.



Figure 7: Roposed Gamma Correction Architecture

Dithering

A 10-bit output results in an improved color depth control. The 10-bit output is optionally dithered down to 8 bits (or 6 bits) per channel at the display. Dithering works by spreading quantization error over neighboring pixels both spatially and temporally. The benefit of dithering is that the human eye will tend to average neighboring pixels and a smooth image free of contours will be perceived. Both ordered-type and random-type dithering methods are available, though ordered-type is preferred to optimize quality.



The build-in OSD has the following features that listed below.

- Programmable multi-color RAM font OSD
- Totally 184 programmable 1 bits/pixel RAM Fonts, 64 programmable 2 bits/pixel RAM fonts, and 8 programmable 4 bits/pixel RAM Fonts
- Character attributes for 1, 2, 4 bits/pixel
- Optional 10x18, 12x18 font matrix selection
- Internal SRAM allows up to 2048 characters
- Fully programmable character array of 32 rows by 64 columns



- Programmable blinking effects for each character
- Background Translucent, transparent, and opaque effects
- Programmable vertical and horizontal positioning for display
- Maximum pixel CLK of UXGA resolution

OSD Font's Attribute

bit_sel[1:0]	Font type select	
fg3_sel[3:0]	Foreground(font) color3 select(2bit/pixel)	
fg2_sel[3:0]	Foreground(font) color2 select(2bit/pixel)	1
fg1_sel[3:0]	Foreground(font) color1 select(2bit/pixel)	Q,
bg_sel[3:0]	Background color select)*
per pixel.(bit_se bund '1' pixel [3: ound '0' pixel [3: t per pixel. (bit_s bund '11' pixel [3 bund '10' pixel [3 bund '01' pixel [3 ound '00' pixel [3	$e^{i} = 2'b00)$ $0] <= fg1_sel[3:0]$ $i0] <= bg_sel[3:0]$ $i0] <= fg3_sel[3:0]$ $i0] <= fg3_sel[3:0]$ $i0] <= fg2_sel[3:0]$ $i0] <= fg1_sel[3:0]$ $i0] <= bg_sel[3:0]$	
t per pixel. (bit_s bund '1111' pixe	sel == 2'b01) [3:0] <= bg_sel[3:0] + '1111	

One bit per pixel.(bit sel == 2'b00) Foreground '1' pixel $[3:0] \le fg1 \ sel[3:0]$ Background '0' pixel [3:0] <= bg_sel[3:0]

Two Bit per pixel. (bit_sel[1] == 1'b1) Foreground '11' pixel [3:0] <= fg3_sel[3:0] Foreground '10' pixel [3:0] <= fg2_sel[3:0] Foreground '01' pixel [3:0] <= fg1_sel[3:0] Background '00' pixel [3:0] <= bg_sel[3:0]

```
Four Bit per pixel. (bit sel == 2b01)
Foreground '1111' pixel [3:0] <= bg_sel[3:0] + '1/1/1/
Foreground '1110' pixel [3:0] <= bg sel[3:0] + '1110'
Foreground '1101' pixel [3:0] <= bg_sel[3:0] + 1101'
Foreground '1100' pixel [3:0] <= bg_sel[3:0] + '1100'
Foreground '1011' pixel [3:0] <= bg_sel[3:0] + '1011'
Foreground '1010' pixel [3:0] <= bg_sel[3:0] + '1010'
Foreground '1001' pixel [3:0] <= bg_sel[3:0] + '1001'
Foreground '1000' pixel [3:0] <= bg_sel[3:0] + '1000'
Foreground '0111' pixel [3:0] > bg_sel[3:0] + '0111'
Foreground '0110' pixel [3:0] <= bg_sel[3:0] + '0110'
Foreground '0101' pixel [3:0] <= bg_sel[3:0] + '0101'
Foreground '0100' pixel [3:0] <= bg_sel[3:0] + '0100'
Foreground '0011 pixel [3:0] <= bg_sel[3:0] + '0011'
Foreground '0010' pixel [3:0] <= bg_sel[3:0] + '0010'
Foreground (0001' pixel [3:0] <= bg_sel[3:0] + '0001'
Background '0000' pixel [3:0] <= bg_sel[3:0]
```

Palette Address and map

P0	P1	P2	P3
P4	P5	P6	P7
P8	P9	P10	P11
P12	P13	P14	P15



Palette N	Palette Address	Bits [23:16]	Bits [15:8]	Bits [3:0]		
Palette 0	0	R0[3:0]	G0[3:0]	B0[3:0]		
Palette 1	1	R1[3:0]	G1[3:0]	B0[3:0]		
Palette 2	2	P2[3:0]	G1[3:0]	B2[3:0]		
r diette z	2	112[3.0]	62[3.0]	D2[3.0]		
Palette 15	15	R15[3:0]	G15[3:0]	B15[3:0]		
Figure 9 Palette Address And Map						
	0		1	Only		
				~ 50		
			ſ,			
OSD Character	Мар		117			
	Address 1:		Ad	ldress 25:		
	Character Attribute for character upper-left		Characte	er Attribute for		
1		OSD_HW	cinate			
-						
Ē⊢						
Æ						
8						
¥						
	Pigure i		lei map			
OSD Font Definitions						
One Bit per pixe One bit per pixel font definitions are arranged in Color Character Font SRAM Memory on a						
12-bit by 18-address grid.						
Lonth						

Figure 8: OSD Palette





Four Bit per pixel

Four bits per pixel font definitions are arranged in Color Character Font SRAM Memory on a 24-bit by 36 addresses.





FONT_X : Font X size (12/10 pixels)

FONT_Y : Font Y size (16/18 lines)

2.4.8. LVDS Driver

Display Output Timing

The display output port sends single/double/quad pixel data transfer and synchronized display timing to an external device. The display port also support display panel with 6-bit per



LT8668EX_ Data Sheet _R1.1

color, turn on the dithering function to enhance color depth. It can also support RGB888/RGB666/RGB565 for TTL interface panel with LVDS ports.

LVDS transmitter can support the following:

- 1. Single, double or quad pixel mode
- 2. 24/48/96-bit panel mapping to the LVDS channels
- 3. 18/36/72-bit panel mapping to the LVDS channels
- 4. Programmable LVDS ports swapping
- 5. Programmable channel swapping

In single pixel output mode, single pixel data (24-bit RGB, 4 LVDS data streams) is transferred to display port odd on each active edge of LVDS_CLK, the rate of LVDS_CLK is also equal to display pixel clock. The sync & enable signals are also sent to display port on each active edge of LVDS_CLK. Shown on Figure 15:



Figure 15: Single Pixel Mode Display Data Timing

In double pixel output mode, double pixel data (48-bit RGB, 8 LVDS data streams) is transferred to display port odd & even on each active edge of LVDS_CLK and the rate of LVDS_CLK is equal to half display pixel clock at this moment. The sync & enable signals are also sent to display port on each active edge of LVDS_CLK. Shown on Figure 16:



Figure 16: Double Pixel Mode Display Data Timing

In quadruple pixel output mode, quadruple pixel data (96-bit RGB, 16 LVDS data streams) is transferred to display port A/B/C/D on each active edge of LVDS_CLK and the rate of LVDS_CLK is equal to quarter display pixel clock at this moment. The sync & enable signals are also sent to display port on each active edge of LVDS_CLK. Shown on Figure 17:



Output TTL RGB data can support:

- 1. RGB888, D[23:0] = {R[7:0], G[7:0], B[7:0]}
- 2. RGB666, D[23:0] = {6'h00, R[7:2], G[7:2], B[7:2]}
- 3. RGB565, D[23:0] = {8'h00, R[7:3], G[7:2], B[7:3]}

For easy PCB layout, output data ports D0-D23 can be switched as following:

	Output	Default	R/B	LSB/MSB
	Port	RGB	Swap	Swap 🚫
	D0	B[0]	R[0]	B[7]
	D1	B[1]	R[1]	B[6]
	D2	B[2]	R[2]	· B [5]
	D3	B[3]	R[3] x /Y	B[4]
	D4	B[4]	R[4]	B[3]
	D5	B[5]	R[5]	B[2]
	D6	B[6] 🖌	R[6]	B[1]
	D7	B[7] 🔬 🔾	R[7]	B[0]
	D8	G[0]	G[0]	G[7]
	D9	GN	G[1]	G[6]
	D10	G[2]	G[2]	G[5]
	D11 💦	G[3]	G[3]	G[4]
	D12	G[4]	G[4]	G[3]
-	D13	G[5]	G[5]	G[2]
C	D14	G[6]	G[6]	G[1]
	D15	G[7]	G[7]	G[0]
	D16	R[0]	B[0]	R[7]
All I	D17	R[1]	B[1]	R[6]
de la	D18	R[2]	B[2]	R[5]
\checkmark	D19	R[3]	B[3]	R[4]
•	D20	R[4]	B[4]	R[3]
	D21	R[5]	B[5]	R[2]
	D22	R[6]	B[6]	R[1]
	D23	R[7]	B[7]	R[0]



2.4.9. Digital Audio Input/output Interface

Audio data is applied to the internal DAC filters via the digital audio interface. Four interface formats are supported:

- ^{i²}S mode
- Right 16bit Justified mode
- Right 24bit Justified mode
- Left 24bit Justified mode

The audio RX supports word lengths of 16-32 bits in I2Smode. In I2S mode, the digital audio interface receives data on the DIN input. Audio data is time multiplexed with LRCLK indicating whether the left or right channel is present. LRCLK is also used as a timing reference to indicate the beginning or end of the data words.

25-32 bits: LRCLK must be high for a minimum of data word length BCLK and low for a minimum of data word length BCLK. The LSB will be truncated and the most significant 24 bits will be used by the internal processing.

24 bits: LRCLK must be high for a minimum of 24 BCLKs and low for a minimum for 24 BCLKs.

17-23 bits: Data must be zero padded to 24 bits and LRCLK must be high for a minimum of 24 BCLKs and low for a minimum of 24 BCLKs.

16 bits: Either data must be zero padded to 24 bits or LRCLK must be high for minimum 24 BCLKs and low for a mini mum of 24 BCLKs.

OR data must be zero padded to 16 bits and LRCLK must be high for exactly 16 BLCKs and low for exactly 16 BCLKs. The device auto-detects this 16-bit packed mode and switches to 16 bit data length.

Any mask to space ratio on LRCLK is acceptable provided the above requirements are met. In I2S mode, the MSB is sampled in the second rising edge of BCLK following a LRCLK transition.



Figure 19: Right Justified Mode Timing Diagram



2.4.10. Two Wire Serial Bus Interface

The two wire serial bus interface is used to allow an external master to write control data, and read status from the LT8668EX registers. SCL is the serial clock and SDA is the serial data. Both lines are pulled high by resistors connected to VDD. ICs communicate on the bus by pulling SCL and SDA low through open drain outputs. In normal operation the master generates all clock pulses, but control of the SDA line alternates back and forth between the master and the slave. For both read and write, each byte is transferred MSB first, and the data bit is valid whenever SCL is high.

The LT8668EX is operated as a bus slave device. The most significant 7-bits are fixed. The 7-bit address field is concatenated with the read/write control bit to form the first byte transferred during a new transfer. If the read/write control bit is high the next byte will be read from the slave device. If it is low the next byte will be a write to the slave. When a bus master drives SDA from high to low, while SCL is high, this is defined to be a start condition (See Figure 21). All slaves on the bus listen to determine when a start condition has been asserted.



After a start condition, all slave devices listen for their device addresses. The host then sends a byte consisting of the 7-bit slave device ID and the R/W bit. This is shown in Figure 22. (For the LT8668EX, the next byte is normally the index to the LT8668EX registers and is a write to the LT8668EX therefore the first R/W bit is normally low.)



Figure 22: One Byte Write Operation

After transmitting the device address and the R/W bit, the master must release the SDA line while holding SCL low, and wait for an acknowledgement from the slave. If the address matches the device address of a slave, the slave will respond by driving the SDA line low to acknowledge the condition. The master will then continue with the next 8-bit transfer. If no device on the bus responds, the master transmits a stop condition and ends the cycle. Notice that a successful transfer always includes nine clock pulses.

To write to the internal register of theLT8668EX, the master sends another 8-bits of data, the LT8668EX loads this to the register pointed by the internal index register. The LT8668EX will acknowledge the 8-bit data transfer and automatically increment the index in preparation for the next data. The master can do multiple writes to the LT8668EX if they are in ascending sequential order. After each 8-bit transfer the LT8668EX will acknowledge the receipt of the 8-bits with an acknowledge pulse. To end all transfers to the LT8668EX the host will issue a stop condition.

A LT8668EX read cycle has two phases. The first phase is a write to the internal index register. The second phase is the read from the data register (See Figure 23). The host initiates the first phase by sending the start condition. It then sends the slave device ID together with a 0 in the R/W bit position. The index is then sent followed by either a stop condition or a second start condition. The second phase starts with the second start condition. The master then resends the same slave device ID with a 1 in the R/W bit position to indicate a read. The slave will transfer the contents of the desired register. The master takes control of the clock. After transferring eight bits, the slave releases and the master takes transfer the master will issue a negative acknowledge (SDA is left high during a clock pulse) and issue a stop condition.



Figure 23: One Byte Read Operation

2.4.11. OCM (On Chip Manager)

The embedded OCM (on-chip micro-controller) serves as the system micro-controller. The OCM integrates enhanced 8051 Micro-controller. This micro-controller is fully compatible with standard 8051 instructions. The 8051 Core retains all of the features of standard 8051



LT8668EX Data Sheet R1.1

and clock is up to 50MHz. OCM contains 24Kbyte memory for instruction, 1Kbyte RAM block for XDATA and 256-Byte RAM block for IDATA. Embedded MCU executes firmware program running from external flash through build-in SPI master. And the external flash ROM size is up to 32Mbyte. OCM has 8-source 2-level interrupt controller, 3 timer/counters and 1 external interrupts. In OCM, ISP mode is designed to system debug and software update on the line. In addition, it contains an 8-bit ADC for Keyboard, two PWM for backlight controller.

OCM Feature List

- ATHE AND SOUTH Embedded 51 Core, and is compatible with Standard 8051 instruction
- 256 Bytes IDATA RAM
- 1K bytes on chip SRAM for XDATA
- Up to 24K bytes on chip PRAM
- Expand SFR for additional function
- 16 bits addressable I/O pins (GPIO)
- Three 16bit timer/counter fully compatible standard 8051
- One UART
- One external interrupt
- Embedded SPI master for external SPI flash
- PWM for back light control
- 8bit ADC for key pad control
- I2C BUS (slave mode)
- Support ISP(In System Program) mode

3. Packaging

3.1. ePad Enhancement

The LT8668EX is packaged in a 128-pin LQFP package with ePad.

The ePad does not need to be soldered to the PCB. The information in the following paragraphs is provided for applications which choose to solder the ePad to the PCB.

The ePad must not be electrically connected to any other voltage level except ground (GND). A clearance of at least 0.25mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads to avoid any electrical shorts. Dimensions T1 and T2 define the maximum limit of ePad size. Protrusions from the edges of the ePad may vary slightly from one package assembler to another, but all are confined to within these maximum dimensions.

ontium



3.2. Package Dimensions







Copyright © 2014 Lontium Semiconductor Corporation, All rights reserved.

Lontium Semiconductor Proprietary & Confidential

This document and the information it contains belong to Lontium Semiconductor. Any review, use, dissemination, distribution or copying of this document or its information outside the scope of a signed agreement with Lontium is strictly prohibited.

LONTIUM DISCLAIMS ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING THOSE OF NONINFRINGEMENT, MERCHANTABILITY, TITLE AND FITNESS FOR A PARTICULAR PURPOSE. CUSTOMERS EXPRESSLY ASSUME THEIR OWN RISH IN RELYING ON THIS DOCUMENT. LONTIUM PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A MALFUNCTION OF A LONTIUM DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE.

Lontium assumes no responsibility for any errors in this document, and makes no commitment to update the information contained herein. Lontium reserves the right to change or discontinue this document and the products it describes at any time, without notice. Other than as set forth in a separate, signed, written agreement, Lontium grants the user of this document no right, title or interest in the document, the information it contains or the intellectual property in embodies.

Trademarks

Lontium[™] 龙迅[™] and Cleared Edge[™] is a registered trademark of Lontium Semiconductor.

All Other brand names, product names, trademarks, and registered trademarks contained herein are the property of their respective owners.

Visit our corporate web page at: <u>www.lontiumsemi.com</u>