24-Bit Over-Sampling ADC
with Configurable Flat Passband Digital Filter

FEATURES

- ±1ppm INL (Typ)
- 117dB Dynamic Range (Typ) at 50ksps
- 108dB Dynamic Range (Typ) at 400ksps
- **Guaranteed 24-Bits No Missing Codes**
- **Configurable Digital Filter with Synchronization**
  - **Relaxed Anti-Aliasing Filter Requirements**
- **Dual Output 24-Bit SAR ADC**
  - **24-Bit Digitally Filtered Low Noise Output**
  - **14-Bit Differential + 8-Bit Common Mode No Latency Output**
- **Wide Input Common-Mode Range**
- Guaranteed Operation to 85°C
- 1.8V to 5V SPI-Compatible Serial I/O
- Low Power: 30mW at 1.6Msps
- 24-Lead 7mm × 4mm DFN Package

APPLICATIONS

- Seismology
- Energy Exploration
- Automated Test Equipment (ATE)
- High-Accuracy Instrumentation

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673, 8576104, 8810443, 9054727, 9231611, 9331709 and Patents pending.

DESCRIPTION

The LTC®2512-24 is a low noise, low power, high-performance 24-bit ADC with an integrated configurable digital filter. Operating from a single 2.5V supply, the LTC2512-24 features a fully differential input range up to ±V_{REF}, with V_{REF} ranging from 2.5V to 5.1V. The LTC2512-24 supports a wide common mode range from 0V to V_{REF} simplifying analog signal conditioning requirements.

The LTC2512-24 simultaneously provides two output codes: (1) a 24-bit digitally filtered high precision low noise code, and (2) a 22-bit no latency composite code. The configurable digital filter reduces measurement noise by lowpass filtering and down-sampling the stream of data from the SAR ADC core, giving the 24-bit filtered output code. The 22-bit composite code consists of a 14-bit code representing the differential voltage and an 8-bit code representing the common mode voltage. The 22-bit composite code is available each conversion cycle, with no cycle of latency.

The digital filter can be easily configured for 4 different down-sampling factors by pin strapping. The configurations provide a dynamic range of 108dB at 400ksps and 117dB at 50ksps. The digital lowpass filter relaxes the requirements for analog anti-aliasing. Multiple LTC2512-24 devices can be easily synchronized using the SYNC pin.

TYPICAL APPLICATION

Integral Nonlinearity vs Input Voltage

For more information www.linear.com/LTC2512-24

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V_{DD}) 2.8V
Supply Voltage (OV_{DD}) 6V
Reference Input (REF) 6V
Analog Input Voltage (Note 3)
   IN^+, IN^- ....(GND – 0.3V) to (REF + 0.3V)
Digital Input Voltage
(Note 3) .... (GND – 0.3V) to (OV_{DD} + 0.3V)
Digital Output Voltage
(Note 3) .... (GND – 0.3V) to (OV_{DD} + 0.3V)
Power Dissipation 500mW
Operating Temperature Range
   LTC2512C-24 .... 0°C to 70°C
   LTC2512I-24 .... −40°C to 85°C
Storage Temperature Range .... −65°C to 150°C

PIN CONFIGURATION

TOP VIEW

```
RDLA  1          24 GND
RDLB  2          23 GND
VDD   3          22 OVDD
GND   4          21 BUSY
IN+   5          20 SDOB
IN−   6    25    19 SCKB
GND   7    GND   18 SCKA
REF   8          17 SDOA
REF   9          16 GND
REF  10          15 DRL
SEL0 11          14 SYNC
SEL1 12          13 MCLK
```

DKD PACKAGE
24-LEAD (7mm × 4mm) PLASTIC DFN
T_{JMAX} = 125°C, θ_{JA} = 40°C/W
EXPOSED PAD (PIN 25) IS GND, MUST BE SOLDERED TO PCB

ORDER INFORMATION

http://www.linear.com/product/LTC2512-24#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2512CDKD-24#PBF	LTC2512CDKD-24#TRPBF	251224	24-Lead (7mm × 4mm) Plastic DFN	0°C to 70°C
LTC2512IDKD-24#PBF	LTC2512IDKD-24#TRPBF	251224	24-Lead (7mm × 4mm) Plastic DFN	−40°C to 85°C

Consult ADI Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN}^+	Absolute Input Range (IN^+)	(Note 5)	●	0		V_{REF}	V
V_{IN}^-	Absolute Input Range (IN^-)	(Note 5)	●	0		V_{REF}	V
$V_{IN}^+ - V_{IN}^-$	Input Differential Voltage Range	$V_{IN} = V_{IN}^+ - V_{IN}^-$	●	$-V_{REF}$		V_{REF}	V
V_{CM}	Common-Mode Input Range		●	0		V_{REF}	V
I_{IN}	Analog Input Leakage Current				10		nA
C_{IN}	Analog Input Capacitance	Sample Mode Hold Mode			45 5		pF pF
CMRR	Input Common Mode Rejection Ratio	Filtered Output $V_{IN}^+ = V_{IN}^- = 4.5V_{P-P}$, 2kHz Sine			128		dB

251224fa

CONVERTER CHARACTERISTICS FOR FILTERED OUTPUT (SDOA)

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Resolution		●	24			Bits
	No Missing Codes		●	24			Bits
DF	Down-sampling Factor		●	4		32	
	Transition Noise	DF = 4 (Note 6)			21		LSB_{RMS}
		DF = 8 (Note 6)			14.9		LSB_{RMS}
		DF = 16 (Note 6)			10.5		LSB_{RMS}
		DF = 32 (Note 6)			7.5		LSB_{RMS}
INL	Integral Linearity Error	(Note 7)	●	–3.5	±1	3.5	ppm
ZSE	Zero-Scale Error	(Note 9)	●	–14	0	14	ppm
	Zero-Scale Error Drift				±7		ppb/°C
FSE	Full-Scale Error	(Note 9)	●	–100	±10	100	ppm
	Full-Scale Error Drift				±0.05		ppm/°C

DYNAMIC ACCURACY FOR FILTERED OUTPUT (SDOA)

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C and A_{IN} = −1dBFS. (Notes 4, 10)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DR	Dynamic Range	f_{IN} = 2kHz, V_{REF} = 5V, DF = 4			108		dB
		f_{IN} = 2kHz, V_{REF} = 5V, DF = 8			111		dB
		f_{IN} = 2kHz, V_{REF} = 5V, DF = 16			114		dB
		f_{IN} = 2kHz, V_{REF} = 5V, DF = 32			117		dB
SINAD	Signal-to-(Noise + Distortion) Ratio	f_{IN} = 2kHz, V_{REF} = 5V, DF = 4	●	103	107		dB
SNR	Signal-to-Noise Ratio	f_{IN} = 2kHz, V_{REF} = 5V, DF = 4	●	103	107		dB
THD	Total Harmonic Distortion	f_{IN} = 2kHz, V_{REF} = 5V, DF = 4	●		–120	–110	dB
		f_{IN} = 2kHz, V_{REF} = 2.5V, DF = 4			–120		dB
SFDR	Spurious Free Dynamic Range	f_{IN} = 2kHz, V_{REF} = 5V, DF = 4	●	110	120		dB
		f_{IN} = 2kHz, V_{REF} = 2.5V, DF = 4			120		dB
	Aperture Delay				500		ps
	Aperture Jitter				4		ps_{RMS}
	Transient Response	Full-Scale Step			152		ns

CONVERTER CHARACTERISTICS FOR NO LATENCY OUTPUT (SDOß)

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Resolution: Differential		●	14			Bits
	Common Mode		●	8			Bits
	No Missing Codes: Differential		●	14			Bits
	Common Mode		●	8			Bits
	Transition Noise Differential	(Note 6)			1		LSB$_{RMS}$
	Common Mode				1		LSB$_{RMS}$
INL	Integral Linearity Error Differential	(Note 7)			±0.2		LSB
	Common Mode				±0.2		LSB
DNL	Differential Linearity Error Differential				±0.2		LSB
	Common Mode				±0.2		LSB
	–3dB Input Linear Bandwidth				34		MHz
ZSE	Zero Scale Error Differential				±1		LSB
	Common Mode				±1		LSB
FSE	Full Scale Error Differential				±1		LSB
	Common Mode				±1		LSB

REFERENCE INPUT

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. (Notes 4, 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V$_{REF}$	Reference Voltage	(Note 5)	●	2.5		5.1	V
I$_{REF}$	Reference Input Current	(Note 11)	●		1.5	1.8	mA

DIGITAL INPUTS AND DIGITAL OUTPUTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V$_{IH}$	High Level Input Voltage		●	0.8•OV$_{DD}$			V
V$_{IL}$	Low Level Input Voltage		●			0.2•OV$_{DD}$	V
I$_{IN}$	Digital Input Current	V$_{IN}$ = 0V to OV$_{DD}$	●	–10		10	µA
C$_{IN}$	Digital Input Capacitance				5		pF
V$_{OH}$	High Level Output Voltage	I$_O$ = –500µA	●	OV$_{DD}$–0.2			V
V$_{OL}$	Low Level Output Voltage	I$_O$ = 500µA	●			0.2	V
I$_{OZ}$	Hi-Z Output Leakage Current	V$_{OUT}$ = 0V to OV$_{DD}$	●	–10		10	µA
I$_{SOURCE}$	Output Source Current	V$_{OUT}$ = 0V			–10		mA
I$_{SINK}$	Output Sink Current	V$_{OUT}$ = OV$_{DD}$			10		mA

251224fa

POWER REQUIREMENTS
The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{DD}	Supply Voltage		●	2.375	2.5	2.625	V
OV_{DD}	Supply Voltage		●	1.71		5.25	V
I_{VDD}	Supply Current	1.6Msps Sample Rate	●		12	16	mA
I_{OVDD}	Supply Current	1.6Msps Sample Rate (C_L = 20pF)			0.4		mA
I_{PD}	Power Down Mode	Conversion Done (I_{VDD} + I_{OVDD} + I_{REF})	●		1	350	μA
P_D	Power Dissipation	1.6Msps Sample Rate (I_{VDD})			30	40	mW
	Power Down Mode	Conversion Done (I_{VDD} + I_{OVDD} + I_{REF})			2.5	875	μW

ADC TIMING CHARACTERISTICS
The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f_{SMPL}	Maximum Sampling Frequency	(Note 12)	●			1.6	Msps
f_{DRA}	Output Data Rate at SDOA		●			400	ksps
f_{DRB}	Output Data Rate at SDOB	(Note 12)	●			1.6	Msps
t_{CONV}	Conversion Time		●	405		460	ns
t_{ACQ}	Acquisition Time	$t_{ACQ} = t_{CYC} - t_{CONV} - t_{BUSYLH}$ (Note 8)	●	152			ns
t_{CYC}	Time Between Conversions		●	625			ns
t_{MCLKH}	MCLK High Time		●	20			ns
t_{MCLKL}	Minimum Low Time for MCLK	(Note 13)	●	20			ns
t_{BUSYLH}	MCLK↑ to BUSY↑ Delay	C_L = 20pF	●			13	ns
t_{DRLLH}	MCLK↑ to DRL↑ Delay	C_L = 20pF	●			18	ns
t_{QUIET}	SCKA, SCKB Quiet Time from MCLK↑	(Note 8)	●	10			ns
t_{SCKA}	SCKA Period	(Notes 13, 14)	●	10			ns
t_{SCKAH}	SCKA High Time		●	4			ns
t_{SCKAL}	SCKA Low Time		●	4			ns
t_{DSDOA}	SDOA Data Valid Delay from SCKA↑	C_L = 20pF, OV_{DD} = 5.25V	●			8.5	ns
		C_L = 20pF, OV_{DD} = 2.5V	●			8.5	ns
		C_L = 20pF, OV_{DD} = 1.71V	●			9.5	ns
t_{HSDOA}	SDOA Data Remains Valid Delay from SCKA↑	C_L = 20pF (Note 8)	●	1			ns
$t_{DSDOADRLL}$	SDOA Data Valid Delay from DRL↓	C_L = 20pF (Note 8)	●			5	ns
t_{ENAA}	Bus Enable Time After RDLA↓	(Note 13)	●			16	ns
t_{DISA}	Bus Relinquish Time After RDLA↑	(Note 13)	●			13	ns
t_{SCKB}	SCKB Period	(Notes 13, 14)	●	10			ns
t_{SCKBH}	SCKB High Time		●	4			ns
t_{SCKBL}	SCKB Low Time		●	4			ns
t_{DSDOB}	SDOB Data Valid Delay from SCKB↑	C_L = 20pF, OV_{DD} = 5.25V	●			8.5	ns
		C_L = 20pF, OV_{DD} = 2.5V	●			8.5	ns
		C_L = 20pF, OV_{DD} = 1.71V	●			9.5	ns
t_{HSDOB}	SDOB Data Remains Valid Delay from SCKB↑	C_L = 20pF (Note 8)	●	1			ns

ADC TIMING CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$t_{DSDOBBUSYL}$	SDOB Data Valid Delay from BUSY↓	C_L = 20pF (Note 8)	●			5	ns
t_{ENB}	Bus Enable Time After RDLB↓	(Note 13)	●			16	ns
t_{DISB}	Bus Relinquish Time After RDLB↑	(Note 13)				13	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: When these pin voltages are taken below ground or above REF or OV_{DD}, they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above REF or OV_{DD} without latch-up.

Note 4: V_{DD} = 2.5V, OV_{DD} = 2.5V, REF = 5V, V_{CM} = 2.5V, f_{SMPL} = 1.6MHz, DF = 4.

Note 5: Recommended operating conditions.

Note 6: Transition noise is defined as the noise level of the ADC with IN^+ and IN^- shorted.

Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Guaranteed by design, not subject to test.

Note 9: Bipolar zero-scale error is the offset voltage measured from −0.5LSB when the output code flickers between 0000 0000 0000 0000 0000 0000 and 1111 1111 1111 1111 1111 1111. Full-scale bipolar error is the worst-case of −FS or +FS untrimmed deviation from ideal first and last code transitions and includes the effect of offset error.

Note 10: All specifications in dB are referred to a full-scale ±5V input with a 5V reference voltage.

Note 11: f_{SMPL} = 1.6MHz, I_{REF} varies proportionally with sample rate.

Note 12: f_{SMPL} and f_{DRB} are specified with only shifting out the 14-bit differential result. Shifting out the 8-bit common-mode result requires additional I/O time resulting in maximum sampling and output data rates of 1.42Msps.

Note 13: Parameter tested and guaranteed at OV_{DD} = 1.71V, OV_{DD} = 2.5V and OV_{DD} = 5.25V.

Note 14: t_{SCKA}, t_{SCKB} of 10ns maximum allows a shift clock frequency up to 100MHz for rising edge capture.

Figure 1. Voltage Levels for Specifications

6

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25°C$, $V_{DD} = 2.5V$, $OV_{DD} = 2.5V$, $V_{CM} = 2.5V$, REF = 5V, $f_{SMPL} = 1.6Msps$, DF = 4, Filtered Output, unless otherwise noted.

Integral Nonlinearity vs Input Voltage

Differential Nonlinearity vs Input Voltage

Integral Nonlinearity vs Output Code

ARBITRARY DRIVE
IN⁺/IN⁻ SWEPT 0V to 5V

251224 G01

251224 G02

251224 G03

DC Histogram, DF = 4

σ = 23.9

DC Histogram, DF = 8

σ = 16.9

DC Histogram, DF = 16

σ = 12.02

251224 G04

251224 G05

251224 G06

DC Histogram, DF = 32

σ = 8.47

128k Point FFT f_{SMPL} = 1.6Msps, f_{IN} = 2kHz, DF = 4

SNR = 108dB

128k Point FFT f_{SMPL} = 1.6Msps, f_{IN} = 2kHz, DF = 8

SNR = 111dB

251224 G07

251224 G08

251224 G09

251224fa

7

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25°C$, $V_{DD} = 2.5V$, $OV_{DD} = 2.5V$, $V_{CM} = 2.5V$, REF = 5V, $f_{SMPL} = 1.6Msps$, DF = 4, Filtered Output, unless otherwise noted.

128k Point FFT f_{SMPL} = 1.6Msps, f_{IN} = 2kHz, DF = 16

SNR = 114dB

251224 G10

128k Point FFT f_{SMPL} = 1.6Msps, f_{IN} = 2kHz, DF = 32

SNR = 117dB

251224 G11

Dynamic Range, Transition Noise vs DF

251224 G12

SNR, SINAD vs Input Frequency

SNR

SINAD

251224 G13

Frequency Response, DF = 4, 8, 16, 32

DF = 4
DF = 8
DF = 16
DF = 32

251224 G14

SNR, SINAD vs Input Level, f_{IN} = 2kHz

SNR

SINAD

251224 G15

SNR, SINAD vs Reference Voltage, f_{IN} = 2kHz

SNR

SINAD

251224 G16

THD, Harmonics vs Reference Voltage, f_{IN} = 2kHz

THD

2ND

3RD

251224 G17

Reference Current vs Reference Voltage

251224 G18

251224fa

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25°C$, $V_{DD} = 2.5V$, $OV_{DD} = 2.5V$, $V_{CM} = 2.5V$, REF = 5V, $f_{SMPL} = 1.6Msps$, DF = 4, Filtered Output, unless otherwise noted.

SNR, SINAD vs Temperature, f_{IN} = 2kHz

SNR

SINAD

251224 G19

**THD, Harmonics vs Temperature, f_{IN} = 2kHz**

THD

2ND

3RD

251224 G20

INL vs Temperature

MAX INL

MIN INL

251224 G21

Full-Scale Error vs Temperature

−FS

+FS

251224 G22

Offset Error vs Temperature

251224 G23

Supply Current vs Temperature

I_{VDD}
I_{OVDD}
I_{REF}

251224 G24

Shutdown Current vs Temperature

251224 G25

Common Mode Rejection vs Input Frequency

251224 G26

251224fa

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25°C$, $V_{DD} = 2.5V$, $OV_{DD} = 2.5V$, $V_{CM} = 2.5V$, REF = 5V, $f_{SMPL} = 1.6Msps$, No Latency 14-Bit Output, unless otherwise noted.

**No Latency Differential Output 128k Point FFT, $f_{IN} = 2kHz$**

No Latency Differential Output INL vs Input Voltage

No Latency Differential Output DNL vs Input Voltage

No Latency Common Mode Output 128k Point FFT, $f_{IN} = 2kHz$

PIN FUNCTIONS

RDLA (Pin 1): Read Low Input A (Filtered Output). When RDLA is low, the serial data output A (SDOA) pin is enabled. When RDLA is high, SDOA pin is in a high-impedance state. Logic levels are determined by OV_{DD}.

RDLB (Pin 2): Read Low Input B (No Latency Output). When RDLB is low, the serial data output B (SDOB) pin is enabled. When RDLB is high, SDOB pin is in a high-impedance state. Logic levels are determined by OV_{DD}.

V_{DD} (Pin 3): 2.5V Power Supply. The range of V_{DD} is 2.375V to 2.625V. Bypass V_{DD} to GND with a 10µF ceramic capacitor.

GND (Pins 4, 7, 16, 23, 24): Ground.

IN+ (Pin 5): Positive Analog Input.

IN− (Pin 6): Negative Analog Input.

REF (Pins 8, 9, 10): Reference Input. The range of REF is 2.5V to 5.1V. This pin is referred to the GND pin and should be decoupled closely to the pin with a 47µF ceramic capacitor (X7R, 1210 size, 10V rating).

SEL0, SEL1 (Pins 11, 12): Down-Sampling Factor Select Input 0, Down-Sampling Factor Select Input 1. Selects the down-sampling factor for the digital filter. Down-sampling factors of 4, 8, 16 and 32 are selected for [SEL1 SEL0] combinations of 00, 01, 10 and 11 respectively. Logic levels are determined by OV_{DD}.

MCLK (Pin 13): Master Clock Input. A rising edge on this input powers up the part and initiates a new conversion. Logic levels are determined by OV_{DD}.

SYNC (Pin 14): Synchronization Input. A pulse on this input is used to synchronize the phase of the digital filter. Logic levels are determined by OV_{DD}.

DRL (Pin 15): Data Ready Low Output. A falling edge on this pin indicates that a new filtered output code is available in the output register of SDOA. Logic levels are determined by OV_{DD}.

SDOA (Pin 17): Serial Data Output A (Filtered Output). The filtered output code appears on this pin (MSB first) on each rising edge of SCKA. The output data is in 2's complement format. Logic levels are determined by OV_{DD}.

SCKA (Pin 18): Serial Data Clock Input A (Filtered Output). When SDOA is enabled, the filtered output code is shifted out (MSB first) on the rising edges of this clock. Logic levels are determined by OV_{DD}.

SCKB (Pin 19): Serial Data Clock Input B (No Latency Output). When SDOB is enabled, the no latency output code is shifted out (MSB first) on the rising edges of this clock. Logic levels are determined by OV_{DD}.

SDOB (Pin 20): Serial Data Output B (No Latency Output). The 22-bit no latency composite output code appears on this pin (MSB first) on each rising edge of SCKB. The output data is in 2's complement format. Logic levels are determined by OV_{DD}.

BUSY (Pin 21): BUSY Indicator. Goes high at the start of a new conversion and returns low when the conversion has finished. Logic levels are determined by OV_{DD}.

OV_{DD} (Pin 22): I/O Interface Digital Power. The range of OV_{DD} is 1.71V to 5.25V. This supply is nominally set to the same supply as the host interface (1.8V, 2.5V, 3.3V, or 5V). Bypass OV_{DD} to GND (Pin 23) close to the pin with a 0.1µF capacitor.

GND (Exposed Pad Pin 25): Ground. Exposed pad must be soldered directly to the ground plane.

FUNCTIONAL BLOCK DIAGRAM

REF = 5V V_{DD} = 2.5V OV_{DD} = 1.8V TO 5V

LTC2512-24

IN⁺ → +

24-BIT SAR ADC

IN⁻ → −

DIGITAL FILTER

24

14

SPI PORT

SCKA
SDOA
RDLA

SCKB
SDOB
RDLB

CONTROL LOGIC

MCLK
BUSY
DRL
SYNC
SEL0
SEL1

GND

251224f FBD

TIMING DIAGRAM

Conversion Timing Using the Serial Interface

RDLA = RDLB = 0

MCLK

←CONVERT→

DRL

SCKA

SDOA   DA22 DA20 DA18 DA16 DA14 DA12 DA10 DA8 DA6 DA4 DA2 DA0 WA6 WA4 WA2 WA0

←CONVERT→   DA23 DA21 DA19 DA17 DA15 DA13 DA11 DA9 DA7 DA5 DA3 DA1 WA7 WA5 WA3 WA1

BUSY   ←————————— POWER DOWN AND ACQUIRE —————————→

SCKB

SDOB   DB12 DB10 DB8 DB6 DB4 DB2 DB0 CB6 CB4 CB2 CB0

DB13 DB11 DB9 DB7 DB5 DB3 DB1 CB7 CB5 CB3 CB1

251224 TD

251224fa

APPLICATIONS INFORMATION

OVERVIEW

The LTC2512-24 is a low noise, low power, high-performance 24-bit ADC with an integrated configurable digital filter. Operating from a single 2.5V supply, the LTC2512-24 features a fully differential input range up to $\pm V_{REF}$, with V_{REF} ranging from 2.5V to 5.1V. The LTC2512-24 supports a wide common mode range from 0V to V_{REF} simplifying analog signal conditioning requirements.

The LTC2512-24 simultaneously provides two output codes: (1) a 24-bit digitally filtered high precision low noise code, and (2) a 22-bit no latency composite code. The configurable digital filter reduces measurement noise by lowpass filtering and down-sampling the stream of data from the SAR ADC core, giving the 24-bit filtered output code. The 22-bit composite code consists of a 14-bit code representing the differential voltage and an 8-bit code representing the common mode voltage. The 22-bit composite code is available each conversion cycle, with no cycle of latency.

The digital filter can be easily configured for 4 different down-sampling factors by pin strapping. The configurations provide a dynamic range of 108dB at 400ksps and 117dB at 50ksps. The digital lowpass filter relaxes the requirements for analog anti-aliasing. Multiple LTC2512-24 devices can be easily synchronized using the SYNC pin.

CONVERTER OPERATION

The LTC2512-24 operates in two phases. During the acquisition phase, a 24-bit charge redistribution capacitor D/A converter (CDAC) is connected to the IN+ and IN− pins to sample the analog input voltages. A rising edge on the MCLK pin initiates a conversion. During the conversion phase, the 24-bit CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled inputs with binary-weighted fractions of the reference voltage (e.g. $V_{REF}/2$, $V_{REF}/4$ … $V_{REF}/16777216$). At the end of conversion, the CDAC output approximates the sampled analog input. The ADC control logic then passes the 24-bit digital output code to the digital filter for further processing. A 14-bit code representing the differential voltage and an 8-bit code representing the common mode

voltage are combined to form a 22-bit composite code. The 22-bit composite code is available each conversion cycle, without any cycle of latency.

TRANSFER FUNCTION

The LTC2512-24 digitizes the full-scale differential voltage of $2 \times V_{REF}$ into 2^{24} levels, resulting in an LSB size of 596nV with a 5V reference. The ideal transfer function is shown in Figure 2. The output data is in 2's complement format.


Figure 2. LTC2512-24 Transfer Function

ANALOG INPUT

The LTC2512-24 samples the voltage difference (IN+ − IN−) between its analog input pins over a wide common mode input range while attenuating unwanted signals common to both input pins by the common-mode rejection ratio (CMRR) of the ADC. Wide common mode input range coupled with high CMRR allows the IN+/IN− analog inputs to swing with an arbitrary relationship to each other, provided each pin remains between GND and V_{REF}. This unique feature of the LTC2512-24 enables it to accept a wide variety of signal swings, including traditional classes of analog input signals such as pseudo-differential unipolar, pseudo-differential true bipolar, and fully differential, thereby simplifying signal chain design.

In the acquisition phase, each input sees approximately 45pF (C_{IN}) from the sampling circuit in series with 40Ω (R_{ON}) from the on-resistance of the sampling switch. The inputs draw a current spike while charging the C_{IN}

APPLICATIONS INFORMATION

Figure 3. The Equivalent Circuit for the Differential Analog Input of the LTC2512-24

capacitors during acquisition. During conversion, the analog inputs draw only a small leakage current.

INPUT DRIVE CIRCUITS

A low impedance source can directly drive the high impedance inputs of the LTC2512-24 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize ADC linearity. For best performance, a buffer amplifier should be used to drive the analog inputs of the LTC2512-24. The amplifier provides low output impedance, which produces fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the ADC inputs.

Noise and Distortion

The noise and distortion of an input buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier with a low bandwidth filter to minimize noise. The simple one-pole RC lowpass filter (LPF1) shown in Figure 4 is sufficient for many applications.

A coupling filter network (LPF2) should be used between the buffer and ADC input to minimize disturbances reflected into the buffer from sampling transients. Long RC time constants at the analog inputs will slow down the settling of the analog inputs. Therefore, LPF2 typically

requires wider bandwidth than LPF1. This filter also helps minimize the noise contribution from the buffer. A buffer amplifier with a low noise density must be selected to minimize degradation of SNR.


Figure 4. Filtering Input Signal

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Input Currents

An important consideration when coupling an amplifier to the LTC2512-24 is in dealing with current spikes drawn by the ADC inputs at the start of each acquisition phase. The ADC inputs may be modeled as a switched capacitor load of the drive circuit. A drive circuit may rely partially on attenuating switched-capacitor current spikes with small filter capacitors C_{FILT} placed directly at the ADC inputs, and partially on the driver amplifier having sufficient bandwidth to recover from the residual disturbance. Amplifiers optimized for DC performance may not have sufficient bandwidth to fully recover at the ADC's maximum conversion rate, which can produce nonlinearity and other errors. Coupling filter circuits may be classified in three broad categories:

APPLICATIONS INFORMATION

Fully Settled – This case is characterized by filter time constants and an overall settling time that is consider-ably shorter than the sample period. When acquisition begins, the coupling filter is disturbed. For a typical first order RC filter, the disturbance will look like an initial step with an exponential decay. The amplifier will have its own response to the disturbance, which may include ringing. If the input settles completely (to within the accuracy of the LTC2512-24), the disturbance will not contribute any error.

Partially Settled – In this case, the beginning of acquisi-tion causes a disturbance of the coupling filter, which then begins to settle out towards the nominal input voltage. However, acquisition ends (and the conversion begins) before the input settles to its final value. This generally produces a gain error, but as long as the settling is linear, no distortion is produced. The coupling filter's response is affected by the amplifier's output impedance and other parameters. A linear settling response to fast switched-capacitor current spikes can NOT always be assumed for precision, low bandwidth amplifiers. The coupling filter serves to attenuate the current spikes' high-frequency energy before it reaches the amplifier.

Fully Averaged – If the coupling filter capacitors (C_{FILT}) at the ADC inputs are much larger than the ADC's sample capacitors (45pF), then the sampling glitch is greatly attenuated. The driving amplifier effectively only sees the average sampling current, which is quite small. At 1.6Msps, the equivalent input resistance is approximately 14k (as shown in Figure 5), a benign resistive load for most precision amplifiers. However, resistive voltage divi-sion will occur between the coupling filter's DC resistance and the ADC's equivalent (switched-capacitor) input resis-tance, thus producing a gain error.

The input leakage currents of the LTC2512-24 should also be considered when designing the input drive circuit, because source impedances will convert input leakage currents to an added input voltage error. The input leak-age currents, both common mode and differential, are typically extremely small over the entire operating tem-perature range. Figure 6 shows the input leakage currents over temperature for a typical part.

Figure 5. Equivalent Circuit for the Differential Analog Input of the LTC2512-24 at 1.6Msps

$$R_{EQ} = \frac{1}{f_{SMPL} \cdot 45pF}$$

**Figure 6. Common Mode and Differential Input Leakage Current Over Temperature**

Let R_{S1} and R_{S2} be the source impedances of the dif-ferential input drive circuit shown in Figure 7, and let I_{L1} and I_{L2} be the leakage currents flowing out of the ADC's analog inputs. The differential voltage error, V_E, due to the leakage currents can be expressed as:

$$V_E = \frac{R_{S1}+R_{S2}}{2} \cdot (I_{L1}-I_{L2}) + (R_{S1}-R_{S2}) \cdot \frac{I_{L1}+I_{L2}}{2}$$

The common mode input leakage current, $(I_{L1} + I_{L2})/2$, is typically extremely small (Figure 6) over the entire operat-ing temperature range and common mode input voltage range. Thus, any reasonable mismatch (below 5%) of the source impedances R_{S1} and R_{S2} will cause only a negligible error. The differential leakage current is also typically very small, and its nonlinear component is even smaller. Only the nonlinear component will impact the ADC's linearity.

APPLICATIONS INFORMATION

**Figure 7. Source Impedances of a Driver and Input Leakage Currents of the LTC2512-24**

For optimal performance, it is recommended that the source impedances, R_{S1} and R_{S2}, be between 5Ω and 50Ω and with 1% tolerance. For source impedances in this range, the voltage and temperature coefficients of R_{S1} and R_{S2} are usually not critical. The guaranteed AC and DC specifications are tested with 5Ω source impedances, and the specifications will gradually degrade with increased source impedances due to incomplete settling.

Buffering Arbitrary Analog Input Signals

The wide common mode input range and high CMRR of the LTC2512-24 allow the analog input pins, IN$^+$ and IN$^-$, to swing with an arbitrary relationship to each other, provided that each pin remains between V_{REF} and GND. This unique feature of the LTC2512-24 enables it to accept a wide variety of signal swings, simplifying signal chain design.

It is recommended that the LTC2512-24 be driven using the LT6203 ADC driver configured as two unity gain buffers, as shown in Figure 8a. The LT6203 combines fast

settling and good DC linearity with 1.9nV/RT(Hz) input-referred noise density, enabling it to achieve the full ADC data sheet SNR and THD specifications as shown in the FFT plot in Figure 8b.

Figure 8b. 128k Point FFT with f_{IN} = 2kHz, DF = 4 for Circuit Shown in Figure 8a

Buffering Single-Ended Analog Input Signals

While the circuit shown in Figure 8a is capable of buffering single-ended input signals, the circuit shown in Figure 9 is preferable when the single-ended signal reference level is inherently low impedance and doesn't require buffering. This circuit eliminates one driver and one lowpass filter, reducing the part count, power dissipation, and SNR degradation due to driver noise.

Figure 8a. Buffering Two Single-Ended Analog Input Signals

APPLICATIONS INFORMATION


Figure 9. Buffering Single-Ended Signals

Figure 10a. Buffering and Converting a ±5V True Bipolar Input Signal to a Fully Differential Input

Maximizing the SNR Using Fully Differential Input Drive

In order to maximize the SNR, the input signal swing must be maximized. A fully differential signal with a common-mode of $V_{REF}/2$ maximizes the input signal swing. The circuit in Figure 8a is capable of buffering such a signal.

If the input signal does not have a common-mode of $V_{REF}/2$ or is single-ended, the LTC6363 differential amplifier may be used in conjunction with the LT5400-4 precision resistors to produce a fully differential signal with a common-mode of $V_{REF}/2$. Figure 10a shows the LTC6363 buffering, level-shifting and performing a single-ended to differential conversion on a ±5V single-ended true bipolar input signal. The FFT in Figure 10b shows that near data sheet performance is obtained with this driver solution.

Though not shown here, the LTC6363 may also be configured to amplify or attenuate a signal to match the full scale input range of the LTC2512-24.

Driving DC Signals

While the DC specifications of the LTC2512-24 are excellent, the digital filter, having a wide passband and low passband ripple, is optimized for AC applications. The digital filter of the LTC2512-24 improves the dynamic range to 117dB with DF = 32. The LTC2508-32 has digital filters with much lower bandwidths, leading to greater noise suppression. Using the digital filter on the LTC2508-32 with DF = 16384 leads to a dynamic range of 146dB. This makes the LTC2508-32 a better choice for digitizing DC inputs.

APPLICATIONS INFORMATION

Figure 10b. 128k Point FFT with f_{IN} = 2kHz, DF = 4 for Circuit Shown in Figure 10a

ADC REFERENCE

An external reference defines the input range of the LTC2512-24. A low noise, low temperature drift reference is critical to achieving the full data sheet performance of the ADC. Analog Devices offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power and high accuracy, the LTC6655-5 is particularly well suited for use with the LTC2512-24. The LTC6655-5 offers 0.025% (max) initial accuracy and 2ppm/°C (max) temperature coefficient for high precision applications.

When choosing a bypass capacitor for the LTC6655-5, the capacitor's voltage rating, temperature rating, and package size should be carefully considered. Physically larger capacitors with higher voltage and temperature ratings tend to provide a larger effective capacitance, better filtering the noise of the LTC6655-5, and consequently facilitating a higher SNR. Therefore, we recommend bypassing the LTC6655-5 with a 47µF ceramic capacitor (X7R, 1210 size, 10V rating) close to the REF pin.

The REF pin of the LTC2512-24 draws charge (Q_{CONV}) from the 47µF bypass capacitor during each conversion cycle. The reference replenishes this charge with an average current, I_{REF} = Q_{CONV}/t_{CYC}. The current drawn from the REF pin, I_{REF}, depends on the sampling rate and output code. If the LTC2512-24 continuously samples a signal at a constant rate, the LTC6655-5 will keep the deviation of the reference voltage over the entire code span to less than 0.5ppm.

When idling, the REF pin on the LTC2512-24 draws only a small leakage current (< 1µA). In applications where a burst of samples is taken after idling for long periods as shown in Figure 11, I_{REF} quickly goes from approximately 0µA to a maximum of 1mA at 1.6Msps. This step in average current drawn causes a transient response in the reference that must be considered, since any deviation in the reference output voltage will affect the accuracy of the output code. In applications where the transient response of the reference is important, the fast settling LTC6655-5 reference is also recommended.

Reference Noise

The dynamic range of the ADC will increase approximately 3dB for every 2× increase in the down-sampling factor (DF). The SNR should also improve as a function of DF in the same manner. For large input signals near full-scale, however, any reference noise will limit the improvement of the SNR as DF increases, because any noise on the REF pin will modulate around the fundamental frequency of the input signal. Therefore, it is critical to use a low-noise reference, especially if the input signal amplitude approaches full-scale. For small input signals, the dynamic range will improve as described earlier in this section.

DYNAMIC PERFORMANCE

Fast Fourier Transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm,


Figure 11. MCLK Waveform Showing Burst Sampling

251224fa

APPLICATIONS INFORMATION

the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2512-24 provides guaranteed tested limits for both AC distortion and noise measurements.

Dynamic Range

The dynamic range is the ratio of the RMS value of a full scale input to the total RMS noise measured with the inputs shorted to $V_{REF}/2$. The dynamic range of the LTC2512-24 with DF = 4 is 108dB which improves by 3dB for every 2× increase in the down-sampling factor.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the ADC output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 12 shows that the LTC2512-24 achieves a typical SINAD of 108dB at a 1.6MHz sampling rate with a 2kHz input, and DF = 4.


Figure 12. 128k Point FFT Plot of LTC2512-24 with DF = 4, f_{IN} = 2kHz and f_{SMPL} = 1.6MHz

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 12 shows that the LTC2512-24 achieves an SNR of 108dB when sampling a 2kHz input at a 1.6MHz sampling rate with DF = 4.

Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SMPL}/2$). THD is expressed as:

$$THD = 20LOG\frac{\sqrt{V2^2 + V3^2 + V4^2 + \cdots + VN^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through VN are the amplitudes of the second through Nth harmonics.

POWER CONSIDERATIONS

The LTC2512-24 has two power supply pins: the 2.5V power supply (V_{DD}), and the digital input/output interface power supply (OV_{DD}). The flexible OV_{DD} supply allows the LTC2512-24 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

Power Supply Sequencing

The LTC2512-24 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2512-24 has a power-on-reset (POR) circuit that will reset the LTC2512-24 at initial power-up or whenever the power supply voltage drops below 1V. Once the supply voltage re-enters the nominal supply voltage range, the POR will re initialize the ADC. No conversions should be initiated until 200µs after a POR event to ensure the re-initialization period has ended. Any conversions initiated before this time will produce invalid results.

TIMING AND CONTROL

MCLK Timing

A rising edge on MCLK will power up the LTC2512-24 and start a conversion. Once a conversion has been started, further transitions on MCLK are ignored until the conversion is complete. For best results, the falling edge

APPLICATIONS INFORMATION

of MCLK should occur within 40ns from the start of the conversion, or after the conversion has been completed. For optimum performance, MCLK should be driven by a clean low jitter signal. Converter status is indicated by the BUSY output which remains high while the conversion is in progress. Once the conversion has completed, the LTC2512-24 powers down and begins acquiring the input signal for the next conversion.

Internal Conversion Clock

The LTC2512-24 has internal timing circuity that is trimmed to achieve a maximum conversion time of 460ns. With a maximum sample rate of 1.6Msps, a minimum acquisition time of 152ns is guaranteed without any external adjustments.

Auto Power Down

The LTC2512-24 automatically powers down after a conversion has been completed and powers up once a new conversion is initiated on the rising edge of MCLK. During power-down, data from the last conversion can be clocked out. To minimize power dissipation during power-down, disable SDOA, SDOB and turn off SCKA, SCKB. The auto power-down feature will reduce the power dissipation of the LTC2512-24 as the sampling rate is reduced. Since power is consumed only during a conversion, the LTC2512-24 remains powered down for a larger fraction of the conversion cycle (t_{CYC}) at lower sample rates, thereby reducing the average power dissipation which scales with the sampling rate as shown in Figure 13.

DECIMATION FILTERS

Many ADC applications use digital filtering techniques to reduce noise. An FPGA or DSP is typically needed to implement a digital filter. The LTC2512-24 features an integrated decimation filter that provides 4 selectable digital filtering functions without any external hardware, thus simplifying the application solution. Figure 14 shows the LTC2512-24 digitally filtered output signal path, wherein the output $D_{ADC}(n)$ of the 24-bit SAR ADC core is passed on to the integrated decimation filter.

Digital Filtering

The input to the LTC2512-24 is sampled at a rate f_{SMPL}, and digital words $D_{ADC}(n)$ are transmitted to the digital filter at that rate. Noise from the 24-bit SAR ADC core is distributed uniformly in frequency from DC to $f_{SMPL}/2$. Figure 15 shows the frequency spectrum of $D_{ADC}(n)$ at the output of the SAR ADC core. In this example, the bandwidth of interest f_B is a small fraction of $f_{SMPL}/2$.

Figure 13. Power Supply Current of the LTC2512-24 vs Sampling Rate

Figure 14. LTC2512-24 Digitally Filtered Output Signal Path

Figure 15. Frequency Spectrum of SAR ADC Core Output

251224fa

APPLICATIONS INFORMATION

Figure 16. Frequency Spectrum of Digital Filter Core Output

The digital filter integrated in the LTC2512-24 suppresses out-of-band noise power, thereby lowering overall noise and increasing the dynamic range (DR). The lower the filter bandwidth, the lower the noise, and the higher the DR. Figure 16 shows the corresponding frequency spectrum of $D_1(n)$ at the output of the digital filter, where noise beyond the cutoff frequency is suppressed by the digital filter.

Down-Sampling

The output data rate of the digital filter is reduced by a down-sampler without causing spectral interference in the bandwidth of interest.

The down-sampler reduces the data rate by passing every DF^{th} sample to the output, while discarding all other samples. The sampling frequency f_O at the output of the down sampler is the ratio of f_{SMPL} and DF, i.e., $f_O = f_{SMPL}/DF$.

The LTC2512-24 enables the user to select DF according to a desired bandwidth of interest. The four available configurations can be selected by pin strapping pins SEL0 and SEL1. Table 1 summarizes the different decimation filter configurations and properties.

Aliasing

The maximum bandwidth that a signal being sampled can have and be accurately represented by its samples is the Nyquist bandwidth. The Nyquist bandwidth ranges from DC to half the sampling frequency (a.k.a. the Nyquist frequency). An input signal whose bandwidth exceeds the Nyquist frequency, when sampled, will experience distortion due to an effect called "Aliasing".

When aliasing, frequency components greater than the Nyquist frequency undergo a frequency shift and appear within the Nyquist bandwidth. Figure 17 illustrates aliasing in the time domain. The solid line shows a sinusoidal input signal of a frequency greater than the Nyquist frequency ($f_O/2$). The circles show the signal sampled at f_O. Note that the sampled signal is identical to that of sampling another sinusoidal input signal of a lower frequency shown with the dashed line. To avoid aliasing, it is necessary to band limit an input signal to the Nyquist bandwidth before sampling. A filter that suppresses spectral components outside the Nyquist bandwidth is called an "Anti-Aliasing Filter"(AAF).


Figure 17. Time Domain View of Aliasing

Anti-Aliasing Filters

Figure 18 shows a typical signal chain including a low-pass AAF and an ADC sampling at a rate of f_O. The AAF rejects input signal components exceeding $f_O/2$, thus avoiding aliasing. If the bandwidth of interest is close to $f_O/2$, then the AAF must have a very steep roll-off. The complexity of the analog AAF increases with the steepness of the roll-off, and it may be prohibitive if a very steep filter is required.

Table 1. Properties of Filters in LTC2512-24

SEL1:SEL0	DOWN SAMPLING FACTOR (DF)	−3dB BANDWIDTH WHEN f_{SMPL} = 1.6MHz	OUTPUT DATA RATE (ODR) WHEN f_{SMPL} = 1.6MHz	DYNAMIC RANGE
00	4	133kHz	400ksps	108dB
01	8	66.7kHz	200ksps	111dB
10	16	33.3kHz	100ksps	114dB
11	32	16.7kHz	50ksps	117dB

251224fa

APPLICATIONS INFORMATION

Alternatively, a simple low-order analog filter in combination with a digital filter can be used to create a mixed-mode equivalent AAF with a very steep roll-off. A mixed-mode filter implementation is shown in Figure 19 where an analog filter with a gradual roll-off is followed by the LTC2512-24 sampling at a rate of $f_{SMPL} = DF \cdot f_O$. The LTC2512-24 has an integrated digital filter at the output of the ADC core. The equivalent AAF, $H_{EQ}(f)$, is the product of the frequency responses of the analog filter $H_1(f)$ and

digital filter $H_2(f)$, as shown in Figure 20. The digital filter provides a steep roll-off, allowing the analog filter to have a relatively gradual roll-off.

The digital filter in the LTC2512-24 operates at the ADC sampling rate f_{SMPL} and suppresses signals at frequencies exceeding $f_O/2$. The frequency response of the digital filter $H_2(f)$ repeats at multiples of f_{SMPL}, resulting in unwanted passbands at each multiple of f_{SMPL}. The analog filter should be designed to provide adequate suppression of the unwanted passbands, such that $H_{EQ}(f)$ has only one passband corresponding to the frequency range of interest. Larger DF settings correspond to less bandwidth of the digital filter, allowing for the analog filter to have a more gradual roll-off. A simple first- or second-order analog filter will provide adequate suppression for most systems.


Figure 18. ADC Signal Chain with AAF

Figure 19. Mixed-Mode Filter Signal Chain

Figure 20. Mixed-Mode Anti-Aliasing Filter (AAF)

APPLICATIONS INFORMATION

Frequency Response of Digital Filters

Figure 21a shows the magnitude of the frequency response of the digital filter when the LTC2512-24 is configured to operate with DF = 4 at a sampling rate of f_{SMPL}. In this case, f_0 is $f_{SMPL}/4$. Note that a replica of the passband occurs at f_{SMPL} and multiples thereof. In each configuration, the digital filter provides a finite impulse response (FIR) filter with a lowpass amplitude response and linear phase response.

Figure 21b shows the amplitude response in the frequency range from DC to f_0. Labels are shown for four distinct regions: a low ripple passband, a 3dB passband, a transition band and a stopband. The low ripple passband ranges from DC to $f_0/4$ and provides a constant amplitude (±0.001dB) as shown in Figure 21c. The 3dB passband ranges from DC to $f_0/3$ where the amplitude response has dropped by 3dB. The transition band is defined from $f_0/3$ to $f_0/2$ and is where the magnitude of the amplitude response undergoes a sharp decrease. At $f_0/2$, the stopband begins. There is a minimum of 65dB attenuation over the entire stopband region for frequencies in the range of $f_0/2$ to $f_{SMPL} - f_0/2$. The minimum attenuation in the stopband improves to 80dB over the frequency range of $2f_0/3$ to $f_{SMPL} - 2f_0/3$.

The FIR filter coefficients of the 4 digital filter configurations are available at http://www.linear.com/docs/55376. Table 2 lists the length and group delay of each digital filter's response.

Table 2. Length of Digital Filter

| DOWN-SAMPLING FACTOR (DF)	LENGTH OF DIGITAL FILTER IMPULSE RESPONSE (NUMBER OF MCLK PERIODS)	GROUP DELAY (17.5 OUTPUT SAMPLES)
4	140	43.75µs
8	280	87.5µs
16	560	175µs
32	1120	350µs

Figure 21a. Magnitude of Frequency Response of Digital Filter with DF = 4

251224fa

APPLICATIONS INFORMATION

Figure 21b. Highlighted Portion of Frequency Response from Figure 21a

Figure 21c. Low Ripple Passband Portion of Frequency Response from Figure 21b

APPLICATIONS INFORMATION

Settling Time and Group Delay

The length of each digital filter's impulse response determines its settling time. Linear phase filters exhibit constant delay time versus input frequency (that is, constant group delay). Group delay of the digital filter is defined to be the delay to the center of the impulse response.

LTC2512-24 is optimized for low latency, and it provides fast settling. Figure 22 shows the output settling behavior after a step change on the analog inputs of the LTC2512-24. The X axis is given in units of output sample number. The step response is representative for all values of DF. Full settling is achieved in 35 output samples.

DIGITAL INTERFACE

The LTC2512-24 features two digital serial interfaces. Serial interface A is used to read the filtered output data. Serial interface B is used to read the no latency output data. Both interfaces support a flexible OV_{DD} supply, allowing the LTC2512-24 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.


Analog Step Input Signal
Digital Filter Output $D_1(n)$
LTC2512–24 Output Samples $D_{out}(k)$

Output Sample Number

251224 F22

Figure 22. Step Response of LTC2512-24

APPLICATIONS INFORMATION

Filtered Output Data

Figure 23 shows a typical operation for reading the filtered output data. The I/O register contains filtered output codes $D_{OUT}(k)$ provided by the decimation filter. $D_{OUT}(k)$ is updated once in every DF number of conversion cycles. A timing signal DRL indicates when $D_{OUT}(k)$ is updated. DRL goes high at the beginning of every DFth conversion, and it goes low when the conversion completes. The 24-bits of $D_{OUT}(k)$ can be read out before the beginning of the next A/D conversion.

Distributed Read

LTC2512-24 enables the user to read out the contents of the I/O register over multiple conversions. Figure 24 shows a case where one bit of $D_{OUT}(k)$ is read for each of 24 consecutive A/D conversions, enabling the use of a much slower serial clock (SCKA). Transitions on the digital interface should be avoided during A/D conversion operations (when BUSY is high).


**Figure 23. Typical Filtered Output Data Operation Timing**

Figure 24. Reading Out Filtered Output Data with Distributed Read

251224fa

APPLICATIONS INFORMATION

Synchronization

The output of the digital filter $D_1(n)$ is updated every conversion, whereas the down-sampler output $D_{OUT}(k)$ is updated only once every DF number of conversions. Synchronization is the process of selecting when the output $D_{OUT}(k)$ is updated.

This is done by applying a pulse on the SYNC pin of the LTC2512-24. The I/O register for $D_{OUT}(k)$ is updated at each multiple of DF number of conversions after a SYNC pulse is provided, as shown in Figure 25. A timing signal DRL indicates when $D_{OUT}(k)$ is updated.

The SYNC function allows multiple LTC2512-24 devices, operated from the same master clock using a common SYNC signal, to be synchronized with each other. This allows each LTC2512-24 device to update its output register at the same time. Note that all devices being synchronized must operate with the same DF.

Periodic Synchronization

SYNC pulses that reinforce an existing synchronization do not interfere with normal operation. Figure 26 shows a case where a SYNC pulse is applied for each DF number of conversions to continually reinforce a synchronization. Figure 26 indicates synchronization windows when a SYNC pulse may be applied to reinforce the synchronized operation.


Figure 25. Synchronization Using a Single SYNC Pulse

Figure 26. Synchronization Using a Periodic SYNC Pulse

APPLICATIONS INFORMATION

Self-Correcting Synchronization

Figure 27 shows a case where an unexpected glitch on MCLK causes an extra A/D conversion to occur. This extra conversion alters the update instants for $D_{OUT}(k)$. The applied periodic SYNC pulse reestablishes the desired synchronization and self corrects within one conversion cycle. Note that the digital filter is reset when the synchronization is changed (reestablished).

No Latency Output Data

Figure 28 shows a typical operation for reading the no latency output data. The no latency I/O register holds a 22-bit composite code R(n) from the most recent sample taken of inputs IN$^+$ and IN$^−$ at the rising edge of MCLK. The first 14 bits of R(n) represent the input voltage difference (IN$^+$ – IN$^−$), MSB first. The last 8 bits represent the common-mode input voltage (IN$^+$ + IN$^−$)/2, MSB first.

Figure 27. Recovering Synchronization from Unexpected Glitch

Figure 28. Typical Nyquist Output Data Operation Timing

APPLICATIONS INFORMATION

Configuration Word

An 8-bit configuration word, WA[7:0], is appended to the 24-bit output code on SDOA to produce a total output word of 32 bits as shown in Figure 29. The configuration word designates which downsampling factor (DF) the digital filter is configured to operate with. Clocking out the configuration word is optional. Table 3 lists the configuration words for each DF value.

Table 3. Configuration WORD for Different DF Values

DF	WA[7:0]
4	00100110
8	00110110
16	01000110
32	01010110

MCLK

CONVERT

DRL

SCKA

SDOA

DA22 DA20 DA18 DA16 DA14 DA12 DA10 DA8 DA6 DA4 DA2 DA0 WA6 WA4 WA2 WA0

DA23 DA21 DA19 DA17 DA15 DA13 DA11 DA9 DA7 DA5 DA3 DA1 WA7 WA5 WA3 WA1

251224 F29

Figure 29. Using a Single LTC2512-24 with DF = 4 to Read Filtered Output

APPLICATIONS INFORMATION

Filtered Output Data, Single Device, DF = 4

Figure 30 shows an LTC2512-24 configured to operate with DF = 4. With RDLA grounded, SDOA is enabled and MSB (DA23) of the output result is available $t_{DSDOBUSYL}$ after the falling edge of DRL.


Figure 30. Using a Single LTC2512-24 with DF = 4 to Read Filtered Output

APPLICATIONS INFORMATION

Filtered Output Data, Multiple Devices, DF = 4

Figure 31 shows two LTC2512-24 devices configured to operate with DF = 4, while sharing MCLK, SYNC, SCKA and SDOA. By sharing MCLK, SYNC, SCKA and SDOA, the number of required signals to operate multiple ADCs in parallel is reduced. Since SDOA is shared, the RDLA input

of each ADC must be used to allow only one LTC2512-24 to drive SDOA at a time in order to avoid bus conflicts. As shown in Figure 31, the RDLA inputs idle high and are individually brought low to read data out of each device between conversions. When RDLA is brought low, the MSB of the selected device is output on SDOA.


Figure 31. Reading Filtered Output with Multiple Devices Sharing MCLK, SCKA and SDOA

APPLICATIONS INFORMATION

No Latency Output Data, Single Device

Figure 32 shows a single LTC2512-24 configured to read the no latency data out. With RDLB grounded, SDOB is enabled and MSB (DB13) of the output result is available $t_{DSDOBBUSYL}$ after the falling edge of BUSY.

Figure 32. Using a Single LTC2512-24 to Read No Latency Output

APPLICATIONS INFORMATION

No Latency Output Data, Multiple Devices

Figure 33 shows multiple LTC2512-24 devices configured to read no latency data out, while sharing MCLK, SCKB and SDOB. By sharing MCLK, SCKB and SDOB, the number of required signals to operate multiple ADCs in parallel is reduced. Since SDOB is shared, the RDLB input of each

ADC must be used to allow only one LTC2512-24 to drive SDOB at a time in order to avoid bus conflicts. As shown in Figure 33, the RDLB inputs idle high and are individually brought low to read data out of each device between conversions. When RDLB is brought low, the MSB of the selected device is output on SDOB.


Figure 33. Reading No Latency Output with Multiple Devices Sharing MCLK, SCKB and SDOB

251224fa

APPLICATIONS INFORMATION

Filtered Output Data, No Latency Data, Single Device

Figure 34 shows a single LTC2512-24 configured to read both filtered and no latency output data, while sharing SDOA with SDOB and SCKA with SCKB. Sharing signals reduces the total number of required signals to read both the filtered and no latency data from the ADC. Since SDOA and SDOB are shared, the RDLA and RDLB inputs of the ADC must be used to allow only one output to drive the

shared SDO bus at a time in order to avoid bus conflicts. As shown in Figure 34, the RDLA and RDLB inputs idle high and are individually brought low to read data from each serial output when data is available. When RDLA is brought low, the MSB of the filtered output data from SDOA is output on the shared SDO bus. When RDLB is brought low, the MSB of the no latency data output from SDOB is output on the shared SDO bus.


Figure 34. Reading Filtered Output and No Latency Output by Sharing SCK, and SDO

251224fa

BOARD LAYOUT

To obtain the best performance from the LTC2512-24, a four-layer printed circuit board (PCB) is recommended. Layout for the PCB should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC.

Supply bypass capacitors should be placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. A single solid ground plane is recommended for this purpose. When possible, screen the analog input traces using ground.

**Reference Design**

For a detailed look at the reference design for this converter, including schematics and PCB layout, please refer to http://www.linear.com/docs/55376, the evaluation kit for the LTC2512-24. DC2222A is designed to achieve the full data sheet performance of the LTC2512-24. Customer board layout should copy DC2222A grounding, and placement of bypass capacitor as closely as possible.

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC2512-24#packaging for the most recent package drawings.

DKD Package
24-Lead Plastic DFN (7mm × 4mm)
(Reference LTC DWG # 05-08-1864 Rev Ø)

4.50 ±0.05

3.10 ±0.05

2.64 ±0.05

6.43 ±0.05

0.70 ±0.05

PACKAGE OUTLINE

0.50 BSC

0.25 ±0.05

5.50 REF

RECOMMENDED SOLDER PAD LAYOUT
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

7.00 ±0.10

4.00 ±0.10

PIN 1
TOP MARK
(SEE NOTE 6)

0.75 ±0.05

0.200 REF

0.00 – 0.05

R = 0.115
TYP

R = 0.05
TYP

13

24

0.40 ±0.10

6.43 ±0.10

2.64 ±0.10

PIN 1 NOTCH
R = 0.30 TYP OR
0.35 × 45° CHAMFER

12

0.50 BSC

0.25 ±0.05

1

5.50 REF

BOTTOM VIEW—EXPOSED PAD   (DKD24) DFN 0210 REV Ø

NOTE:
1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WXXX)
   IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
   MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
   ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	02/18	Corrected order of [SEL1 SEL0] bits	11
		Corrected configuration WORD bits WA[7:0] in Table 3	29

TYPICAL APPLICATION

Buffering and Converting a ±10V True Bipolar Input Signal to a Fully Differential ADC Input

251224 TA02

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2380-24	24-Bit, 1.5/2Msps, ±0.5ppm INL Serial, Low Power ADC	2.5V Supply, ±5V Fully Differential Input, 100dB SNR, MSOP-16 and 4mm × 3mm DFN-16 Packages
LTC2368-24	24-Bit, 1Msps, ±0.5ppm INL Serial Low Power ADC with Unipolar Input Range	2.5V Supply, 0V to 5V Unipolar Input, 98dB SNR, MSOP-16 and 4mm × 3mm DFN-16 Package
LTC2378-20/ LTC2377-20/ LTC2376-20	20-Bit, 1Msps/500ksps/250ksps, ±0.5ppm INL Serial, Low Power ADC	2.5V Supply, ±5V Fully Differential Input, 104dB SNR, MSOP-16 and 4mm × 3mm DFN-16 Packages
LTC2508-32	32-Bit Oversampling ADC with Configurable Digital Filter	145dB Dynamic Range at 61ksps 131dB Dynamic Range at 4ksps Pin Compatible with LTC2512-24
DACs		
LTC2757	18-Bit, Single Parallel I$_{OUT}$ SoftSpan™ DAC	±1LSB INL/DNL, Software-Selectable Ranges, 7mm × 7mm LQFP-48 Package
LTC2641	16-Bit/14-Bit/12-Bit Single Serial V$_{OUT}$ DAC	±1LSB INL/DNL, MSOP-8 Package, 0V to 5V Output
LTC2630	12-Bit/10-Bit/8-Bit Single V$_{OUT}$ DACs	SC70 6-Pin Package, Internal Reference, ±1LSB INL (12 Bits)
REFERENCES		
LTC6655	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 2ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package
LTC6652	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 5ppm/°C, 2.1ppm Peak-to-Peak Noise, MSOP-8 Package
AMPLIFIERS		
LTC2057	Low Noise Zero-Drift Operational Amplifier	4µV Offset Voltage, 0.015µV/°C Offset Voltage Drift
LTC6363	Low Power, Fully Differential Output Amplifier/Driver	Single 2.8V to 11V Supply, 1.9mA Supply Current, MSOP-8 and 2mm × 3mm DFN-8 Packages
LTC6362	Low Power, Fully Differential Input/ Output Amplifier/Driver	Single 2.8V to 5.25V Supply, 1mA Supply Current, MSOP-8 and 3mm × 3mm DFN-8 Packages