



SANYO Semiconductors

# DATA SHEET

An ON Semiconductor Company

## LV24250LS — Bi-CMOS LSI Compact Portable Equipment 1-Chip FM Tuner IC

### Overview

The LV24250LS is an I<sup>2</sup>C-controlled single-chip FM tuner IC that integrates external components which are necessary for tuning in a compact VQLP package with dimensions of only 3.5mm×3.5mm.

### Features

- FM FE
- FM IF
- MPX stereo decoder
- FLL Tuning
- Standby

### Specifications

**Absolute Maximum Ratings** at Ta = 25°C

| Parameter                   | Symbol               | Conditions                   | Ratings              | Unit |
|-----------------------------|----------------------|------------------------------|----------------------|------|
| Maximum supply voltage      | V <sub>CC</sub> max  | Analog block supply voltage  | 5.0                  | V    |
|                             | V <sub>DD</sub> max  | Digital block supply voltage | 4.0                  | V    |
| Maximum input voltage       | V <sub>IN1</sub> max | SCL, SDA, Int                | V <sub>DD</sub> +0.3 | V    |
|                             | V <sub>IN2</sub> max | External_clk_in              | V <sub>DD</sub> +0.3 | V    |
| Allowable power dissipation | Pd max               | Ta ≤ 70°C *                  | 140                  | mW   |
| Operating temperature       | Topr                 |                              | -20 to +70           | °C   |
| Storage temperature         | Tstg                 |                              | -40 to +125          | °C   |

\* : When mounted on the specified printed circuit board (40.0mm × 50.0 mm × 0.8mm), Four layers glass epoxy (2S2P)

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

**SANYO Semiconductor Co., Ltd.**

<http://semicon.sanyo.com/en/network>

# LV24250LS

## Operating Conditions at Ta = 25°C

| Parameter                      | Symbol             | Conditions                   | Ratings    | Unit |
|--------------------------------|--------------------|------------------------------|------------|------|
| Recommended supply voltage     | V <sub>CC</sub>    | Analog block supply voltage  | 3.0        | V    |
|                                | V <sub>DD</sub>    | Digital block supply voltage | 3.0        | V    |
| Operating supply voltage range | V <sub>CC op</sub> |                              | 2.6 to 3.6 | V    |
|                                | V <sub>DD op</sub> |                              | 2.5 to 3.6 | V    |
|                                | V <sub>IO op</sub> | Interface voltage            | 2.2 to 3.6 | V    |

Note : Supply voltage V<sub>IO</sub> equal V<sub>DD</sub>, or V<sub>IO</sub> ≤ V<sub>DD</sub> & V<sub>IO</sub> ≥ 2.2 V

\* Stabilize the service voltage so as not to cause the voltage change by the noise etc.

## Operating Characteristics at Ta = 25°C, V<sub>CC</sub> = 3.0V, V<sub>DD</sub> = 3.0V, Volume = 15/16, Soft Mute = 1/Soft Stereo = off with the designated test circuit

Output level set with Radio Control 1 of control register map (0Dh Bit0, Bit1, Bit5 set to '1', '1')

Control 2 of control register map (0Dh Bit1 set to '1')

In addition, Set IF\_OSC = 170kHz, IF\_BW = 100% (Radio Control 1 : 0D Bit6, Bit7 set to '1', '1')

| Parameter   | Symbol           | Conditions   | Ratings |      |     | Unit                  |
|---|------------------|--|---------|------|-----|-----------------------|
|   |                  |  | min     | typ  | max |                       |
| Current drain (in operation)  | I <sub>CCA</sub> | Analog block at 60dB <sub>μ</sub> V EMF input                                    |         | 12   | 17  | mA                    |
|   | I <sub>CCD</sub> | Digital block at 60 dB <sub>μ</sub> V EMF input                                  |         | 0.3  | 0.8 | mA                    |
| Current drain (in standby)  | I <sub>CCA</sub> | Analog standby mode  |         | 3    | 30  | μA                    |
|   | I <sub>CCD</sub> | Digital standby mode   |         | 3    | 30  | μA                    |
| FM receive band   | F_range          | Refer to PCB mounting conditions to cover the FM receive band of 76M to 108MHz   | 76      |      | 108 | MHz                   |
| <b>FM receive characteristics; MONO</b> : fc = 80MHz, fm = 1kHz, 22.5kHzdev. Note that Soft_mute = 1, Soft_stereo function OFF, IHF-BPF used                            |                  |  |         |      |     |                       |
| 3dB sensitivity   | -3dB LS          | 60dB <sub>μ</sub> V, 22.5kHzdev output standard, -3dB input.                     |         | 5    | 17  | dB <sub>μ</sub> V EMF |
| Practical sensitivity 1   | QS1              | Input at S/N = 30dB<br>De-emphasis = 75μs, SG open display                       |         | 8    | 16  | dB <sub>μ</sub> V EMF |
| Practical sensitivity 2 (Reference)   | QS2              | Input at S/N = 26dB<br>De-emphasis = 75μs, SG terminal display                   |         | 1.10 |     | μV                    |
| Demodulation output   | Vo               | 60dB <sub>μ</sub> V EMF, pin 19 output   | 80      | 110  | 160 | mVrms                 |
| Channel balance   | CB               | 60dB <sub>μ</sub> V EMF, pin 18 output/pin 19 output                             | -2      | 0    | 2   | dB                    |
| Signal-to-noise ratio   | S/N              | 60dB <sub>μ</sub> V EMF, pin 19 output   | 48      | 58   |     | dB                    |
| Total harmonic distortion 1 (MONO)  | THD1             | 60dB <sub>μ</sub> V EMF, pin 19 output, 22.5kHz dev.                             |         | 0.4  | 1.5 | %                     |
| Total harmonic distortion 2 (MONO)  | THD2             | 60dB <sub>μ</sub> V EMF, pin 19 output, 75.0kHz dev.                             |         | 1.3  | 3   | %                     |
| Field intensity display level   | FS               | Reg1Dh_bit0 = OFF<br>Input level at which Reg02h_bit1-3 change from 1 to 2.      | 3       | 10   | 20  | dB <sub>μ</sub> V EMF |
| Mute attenuation  | Mute-Att.        | 60dB <sub>μ</sub> V EMF, pin 19 output   | 60      | 70   |     | dB                    |
| <b>FM receive characteristics ; STEREO characteristics</b> : fc = 80MHz, fm = 1kHz, V <sub>IN</sub> = 60dB <sub>μ</sub> V EMF, Pilot = 10% (7.5kHzdev), MPX-Filter used |                  |  |         |      |     |                       |
| Separation  | SEP              | L-mod, pin 19 / pin 18 output<br>L+R signals = 30% (22.5kHz dev.)                | 20      | 35   |     | dB                    |
| Total harmonic distortion (Main)  | THD-ST1          | Main-mod (for L + R input), 19 output<br>IHF_BPF L+R signals = 30% (22.5kHzdev.) |         | 0.6  | 1.8 | %                     |

## Interface block allowable operation range at Ta = -20 to +70°C, V<sub>SS</sub> = 0V

| Parameter                          | Symbol          | Conditions  | Ratings            |         |                    | Unit |
|------------------------------------|-----------------|---|--------------------|---------|--------------------|------|
|                                    |                 |   | min                | typ     | max                |      |
| Supply voltage                     | V <sub>DD</sub> |   | 2.5                |         | 3.6                | V    |
| Digital block input                | V <sub>IH</sub> | High-level input voltage range                    | 0.7V <sub>DD</sub> |         | V <sub>DD</sub>    | V    |
|                                    | V <sub>IL</sub> | Low-level input voltage range                     | 0                  |         | 0.1V <sub>DD</sub> | V    |
| Digital block output               | I <sub>OL</sub> | Output current at Low level                       | 2.0                |         |                    | mA   |
|                                    | V <sub>OL</sub> | Output voltage at Low level I <sub>OL</sub> = 2mA |                    |         | 0.6                | V    |
| External clock operating frequency | fclk_ext        | Clock frequency for external input                | 32k                | 32.768k | 20M                | Hz   |


Note : External clock input (pin 12) allows also input of the sine wave signal.

# LV24250LS


## Package Dimensions

unit : mm (typ)

3393




## Pin Assignment



# LV24250LS

## Block Diagram



# LV24250LS






## Pin Function

| Pin No.            | Pin name           | Description  | Pin voltage      | Internal equivalent circuit |
|--------------------|--------------------|--|------------------|-----------------------------|
| 1<br>2             | FM-ANT1<br>FM-ANT2 | Antenna input<br>For pin 1 single input, pin 2 is set to AC_GND via capacity                                       | 1V               |                             |
| 3                  | V <sub>I/O</sub>   | Digital interface supply voltage<br>Power pin dedicated to the interface input/output elements                     | V <sub>I/O</sub> |                             |
| 4                  | V <sub>DD</sub>    | Digital supply voltage<br>Power pin for digital block  | V <sub>DD</sub>  |                             |
| 5                  | INT                | Interrupt line<br>Output pin dedicated to interrupt (hardware output: used for options)                            |                  |                             |
| 6                  | SDA                | Digital interface DATA ine<br>Bidirectional data line. Pull up to V <sub>io</sub> line with 3.3kΩ to 10kΩ resistor |                  |                             |
| 7                  | SCL                | Digital interface Clock line   |                  |                             |
| 8<br>9<br>10<br>11 | Package-GND        | GND for package-shield<br>BND pin for package shield   | (GND)            |                             |
| 12                 | Ext_CLK_IN         | Reference clock-source input for measurement<br>External standard CLK input pin.                                   |                  |                             |

Continued on next page.

# LV24250LS

Continued from preceding page.

| Pin No.              | Pin name           | Description   | Pin voltage     | Supplement  |
|----------------------|--------------------|---|-----------------|---|
| 13                   | V <sub>CC</sub>    | Analog supply voltage<br>Power pin for analog (tuner) block   | V <sub>CC</sub> |     |
| 14                   | V <sub>stabi</sub> | Stabilizer voltage<br>Local oscillator reference bias pin. NC pin to be used  | 2.6V            |     |
| 15                   | . NC               | Keep this open  |                 |   |
| 16                   | FLL_LPF            | LPF for FLL<br>LPF pin for noise decrease when FLL operates. Capacity(0.47μF to 1.0μF) is added this pin and between Vstabi pin of 14pin. NC pin to be used |                 |     |
| 17                   | MPX_OUT            | MPX-signal output<br>Stereo decoder input monitor pin. NC pin to be used  | 2.3V            |    |
| 18                   | LINE-OUT-R         | Radio Rch Line-output<br>Audio R_ch output  | 1.2V            |  |
| 19                   | LINE-OUT-L         | Radio Lch Line-output<br>Audio L_ch output  | 1.2V            |   |
| 20<br>21<br>22<br>23 | Package-GND        | GND for package-shield<br>GND pin for package shield  | (GND)           |   |
| 24                   | GND                | GND (Analog and Digital GND)<br>GND pin for analog (FM tuner) block and digital (control) block   | (GND)           |   |

## Format of Bus Transfers

Bus transfers are primarily based on the I<sup>2</sup>C primitives

- Start condition
- Repeated start condition
- Stop condition
- Byte write
- Byte read

Start, restart, and stop conditions are specified as shown in Table 1 below.




Fig. 1 the I<sup>2</sup>C start, repeated start and stop conditions.

For details, like timing, etc., refer to specifications of I<sup>2</sup>C.

### 8-bit write

8-bit data is sent from the master microcomputer to LV24250LS.

Data bit consists of MSB first and LSB last.

Data transmission is latched at the rising edge of SCL in synchronization with the SCL clock generated at the master IC.

Do not change data while SCL remains HIGH.

LV24250LS outputs the ACK bit between eighth and ninth falling edges of SCL




Fig. 2 Signal pattern of the I<sup>2</sup>C byte write

Read is of the same form as write, only except that the data direction is opposite.

Eight data bits are sent from LV24250LS to the master while Ack is sent from the master to LV24250LS.




Fig. 3 Signal pattern of the I<sup>2</sup>C byte read

The serial clock SCL is supplied from the master side. It is essential that data bit is output from LV24250LS in synchronization with the falling edge while the master side performs latching at the rising edge.

LV24250LS latches ACK at the rising edge.

The sequence to write data D into the register A of LV24250LS is shown below.

- Start condition
- write the device address (C0h)
- write the register address, A
- write the target data, D
- stop condition




Fig. 4 Register write through I<sup>2</sup>C

When one or more data has been provided for writing, only the first data is allowed to be written.

Read sequence

- start condition
- write the device address (C0h)
- write the register address, A
- repeated start condition (or stop + start in a single master network)
- write the device address + 1 (C1h)
- read the register contents D, transmit NACK (no more data to be read)
- stop condition




Fig. 5 Register read through I<sup>2</sup>C

Interrupt Pin INT

LV24250LS has the dedicated interrupt output pin. For the active level to the host, either LOW or HIGH can be selected. The INT output pin is kept floating while the PWRAD bit is cleared during initialization.

Therefore, to avoid influence on the CPU side during initialization, it is recommended to secure the non-active state by means of the pull-up or pull-down resistor.


This enables direct INT output connection to non-masking interruption of the host CPU.



# LV24250LS

## Digital interface specification (interface specification : reference)

(1). Characteristics of SDA and SCL bus line relative to the I<sup>2</sup>C bus interface



| Parameter                         | Symbol         | Standard-mode |      | High_Speed-mode |     | unit    |
|-----------------------------------|----------------|---------------|------|-----------------|-----|---------|
|                                   |                | min           | max  | min             | max |         |
| SCL clock frequency               | $F_{SCL}$      | 0             | 100  | 0               | 400 | kHz     |
| Fall time of both SDA and SCL     | $T_f$          |               | 300  | $20+0.1C_b$     | 300 | ns      |
| Rise time of both SDA and SCL     | $T_r$          |               | 1000 | $20+0.1C_b$     | 300 | ns      |
| High time of SCL                  | $T_{HIGH}$     | 4.0           |      | 0.6             |     | $\mu$ s |
| Low time of SCL                   | $T_{LOW}$      | 4.7           |      | 1.3             |     | $\mu$ s |
| Hold time of STAT condition       | $T_{HD ; STA}$ | 4.0           |      | 0.6             |     | $\mu$ s |
| Hold time of Data                 | $T_{HD ; DAT}$ | 0             | 3.45 | 0               | 0.9 | $\mu$ s |
| Set-up time of STAT condition     | $T_{SU ; STA}$ | 4.7           |      | 0.6             |     | $\mu$ s |
| Set-up time of STOP condition     | $T_{SU ; STO}$ | 4.0           |      | 0.6             |     | $\mu$ s |
| Set-up time of Data               | $T_{SU ; DAT}$ | 250           |      | 100             |     | ns      |
| Bus free time between a STOP and  | $T_{BUF}$      | 4.7           |      | 1.3             |     | $\mu$ s |
| Capacitive load for each bus line | $C_b$          |               | 400  |                 | 400 | pF      |

\* $C_b$  = Total capacitance of one bus line

(2). Register map (On Register Map)

Following is Sub address map of LV24250LS. Each register becomes 8-bit constitution.

| Address | Register Name | Mode | Remark                        |
|---------|---------------|------|-------------------------------|
| 00h     | CHIP_ID       | R/W  | Chip ID                       |
| 02h     | RADIO_STAT    | R    | Status of Radio Station       |
| 0Bh     | RFCAP         | R/W  | RF Cap bank                   |
| 0Dh     | RADIO_CTRL1   | R/W  | Radio Control 1               |
| 0Eh     | RADIO_CTRL2   | R/W  | Radio Control 2               |
| 0Fh     | RADIO_CTRL3   | R/W  | Radio Control 3               |
| 10h     | TNPL          | R    | Tune Position Low             |
| 11h     | TNPH_STAT     | R    | Tune Position High and Status |
| 19h     | REF_CLK_PRS   | R/W  | Reference clock pre-scalar    |
| 1Ah     | REF_CLK_DIV   | R/W  | Reference clock divider       |
| 1Bh     | REF_CLK_OFF   | R/W  | Reference clock offset        |
| 1Dh     | SCN_CTRL      | R/W  | Scan control                  |
| 1Eh     | TARGET_VAL_L  | R/W  | Target value Low              |
| 1Fh     | TARGET_VAL_H  | R/W  | Target value High             |

R : Read only register    R/W : Read and Write register



# LV24250LS

## Register 0Dh – RADIO\_CTRL1 – Radio control 1 (Read/Write)

| 7  | 6       | 5       | 4     | 3                 | 2     | 1           | 0 |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
|--|---------|---------|-------|-------------------|-------|-------------|---|-------|-------|-------|-------|--|---|---|---|---|-------------------|---|---|---|---|--|---|---|---|---|--|-----|--|--|--|--|---|---|---|---|---------------|
| IF_SEL   | IFBWSEL | AGC_SPD | DEEM  | ST_M              | nMUTE | VOL [1 : 0] |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| <p>bit 7 :           <b>IF_SEL</b> : IF Frequency Setting<br/>                             0 = 150kHz<br/>                             1 = 170kHz</p> <p>bit 6 :           <b>IFBWSEL</b> : IF band width setting<br/>                             0 = 50%<br/>                             1 = 100%</p> <p>bit 5 :           <b>VOL_2</b> : Volume setting<br/>                             For details, refer to Bit0,1 for RADIO_CTRL1</p> <p>bit 4 :           <b>DEEM</b> : de-emphasis<br/>                             0 = 50<math>\mu</math>s : Korea, China, Europe, Japan<br/>                             1 = 75<math>\mu</math>s : USA</p> <p>bit 3 :           <b>ST_M</b> : Stereo/mono setting<br/>                             0 = Stereo enabled<br/>                             1 = Stereo disabled (mono mode)</p> <p>bit 2 :           <b>nMUTE</b> : Audio Mute<br/>                             0 = Mute On<br/>                             1 = Mute Off</p> <p>bit 1-0 :       <b>VOL [1 : 0]</b> : Volume Setting<br/>                             * It controls by Bit5 of RADIO_CTRL1 and combination 4Bit with Bit1 of RADIO_CTRL2.</p> <table style="margin-left: 20px; border-collapse: collapse;"> <tr> <td style="padding-right: 5px;">Vol_3</td> <td style="padding-right: 5px;">Vol_2</td> <td style="padding-right: 5px;">Vol_1</td> <td style="padding-right: 5px;">Vol_0</td> <td></td> </tr> <tr> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td>0 : Minimum level</td> </tr> <tr> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">1</td> <td></td> </tr> <tr> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">0</td> <td style="padding-right: 5px;">1</td> <td style="padding-right: 5px;">0</td> <td></td> </tr> <tr> <td colspan="5" style="padding-top: 5px;">...</td> </tr> <tr> <td style="padding-right: 5px;">1</td> <td style="padding-right: 5px;">1</td> <td style="padding-right: 5px;">1</td> <td style="padding-right: 5px;">1</td> <td>1 : Max level</td> </tr> </table> |         |         |       |                   |       |             |   | Vol_3 | Vol_2 | Vol_1 | Vol_0 |  | 0 | 0 | 0 | 0 | 0 : Minimum level | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 0 |  | ... |  |  |  |  | 1 | 1 | 1 | 1 | 1 : Max level |
| Vol_3  | Vol_2   | Vol_1   | Vol_0 |                   |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| 0  | 0       | 0       | 0     | 0 : Minimum level |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| 0  | 0       | 0       | 1     |                   |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| 0  | 0       | 1       | 0     |                   |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| ...  |         |         |       |                   |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |
| 1  | 1       | 1       | 1     | 1 : Max level     |       |             |   |       |       |       |       |  |   |   |   |   |                   |   |   |   |   |  |   |   |   |   |  |     |  |  |  |  |   |   |   |   |               |

## Register 0Eh – RADIO\_CTRL2 – Radio control 2 (Read/Write)

| 7   | 6 | 5 | 4              | 3 | 2 | 1   | 0        |
|---|---|---|----------------|---|---|-----|----------|
| SOFTST [2 : 0]  |   |   | SOFTMU [2 : 0] |   |   | N/A | STABI_BP |
| <p>bit 7-5 :       <b>SOFTST [2 : 0]</b> : Soft Stereo setting<br/>                             000b = Soft stereo level 3<br/>                             001b = Disable soft stereo<br/>                             010b = Soft stereo level 1 (*)<br/>                             100b = Soft stereo level 2<br/>                             <b>Note</b> : do not use without these value.<br/>                             (*) : recommended setting</p> <p>bit 4-2 :       <b>SOFTMU [2 : 0]</b> : Soft audio mute setting<br/>                             000b = Soft audio mute level 3<br/>                             001b = Disable soft audio mute<br/>                             010b = Soft audio mute level 1<br/>                             100b = Soft audio mute level 2 (*)<br/>                             <b>Note</b> : do not use without these value.<br/>                             (*) : recommended setting</p> <p>bit 1 :       <b>VOL_3</b> : Volume setting<br/>                             For details, refer to Bit0,1 for RADIO_CTRL1</p> <p>bit 0 :       <b>STABI_BP</b> : Internal regulator by-pass bit<br/>                             0 = Internal regulator operate (normal)<br/>                             1 = Internal regulator by-pass</p> |   |   |                |   |   |     |          |

# LV24250LS

## Register 0Fh – RADIO\_CTRL3 – Radio control 3 (Read/Write)

| 7   | 6   | 5      | 4     | 3      | 2                   | 1 | 0      |                     |                 |    |     |    |               |    |   |    |   |
|---|---|--------|-------|--------|---------------------|---|--------|---------------------|-----------------|----|-----|----|---------------|----|---|----|---|
| IPOL  | SM_IE   | RAD_IE | SD_PM | nIF_PM | EXT_CLK_CFG [1 : 0] |   | PW_RAD |                     |                 |    |     |    |               |    |   |    |   |
| <p>bit 7 : <b>IPOL</b> : Interrupt (IRQ) Polarity<br/>           0 = IRQ active high<br/>           1 = IRQ active low</p> <p>bit 6 : <b>SM_IE</b> : Command end interrupt<br/>           0 = Disable<br/>           1 = Enable</p> <p>bit 5 : <b>RAD_IE</b> : Radio Interrupt (field strength/stereo changes)<br/>           0 = Disable<br/>           1 = Enable</p> <p>bit 4 : <b>SD_PM</b> : Stereo decoder clock PLL mute<br/>           0 = SD PLL On (Normal Operation)<br/>           1 = SD PLL Off (Adjustment)</p> <p>bit 3 : <b>nIF_PM</b> : IF PLL mute<br/>           0 = IF PLL Off (Adjustment)<br/>           1 = IF PLL On (Normal Operation)</p> <p>bit 2-1 : <b>EXT_CLK_CFG [1 : 0]</b> : External Clock Setting</p> <table border="1" style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">EXT_CLK_CFG [1 : 0]</th> <th style="width: 80%;">Reference clock</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00</td> <td>Off</td> </tr> <tr> <td style="text-align: center;">01</td> <td>NA:Do not use</td> </tr> <tr> <td style="text-align: center;">10</td> <td>Oscillator clock source / 32<br/>(for high frequency source)</td> </tr> <tr> <td style="text-align: center;">11</td> <td>Oscillator clock source<br/>(for low frequency source)</td> </tr> </tbody> </table> <p>bit 0 : <b>PW_RAD</b> : Radio Circuit Power<br/>           0 = Power Off (Stand-by).<br/>           1 = Power On</p> <p><b>Note</b> : At the time of start, PW_RAD becomes 0 (Stand-by)</p> |   |        |       |        |                     |   |        | EXT_CLK_CFG [1 : 0] | Reference clock | 00 | Off | 01 | NA:Do not use | 10 | Oscillator clock source / 32<br>(for high frequency source) | 11 | Oscillator clock source<br>(for low frequency source) |
| EXT_CLK_CFG [1 : 0]   | Reference clock   |        |       |        |                     |   |        |                     |                 |    |     |    |               |    |   |    |   |
| 00  | Off   |        |       |        |                     |   |        |                     |                 |    |     |    |               |    |   |    |   |
| 01  | NA:Do not use   |        |       |        |                     |   |        |                     |                 |    |     |    |               |    |   |    |   |
| 10  | Oscillator clock source / 32<br>(for high frequency source) |        |       |        |                     |   |        |                     |                 |    |     |    |               |    |   |    |   |
| 11  | Oscillator clock source<br>(for low frequency source)       |        |       |        |                     |   |        |                     |                 |    |     |    |               |    |   |    |   |

## Register 10h – TNPL – Tune position low (Read-Only)

| 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|---|---|---|---|---|---|---|
| TUNEPOS [7 : 0]  |   |   |   |   |   |   |   |
| bit 7-0 : <b>TUNEPOS [7 : 0]</b> : Current RF Frequency (Low 8bit) |   |   |   |   |   |   |   |

## LV24250LS

### Register 11h – TNPH\_STAT – Tune position high/status (Read-Only)

| 7  | 6                                   | 5 | 4     | 3     | 2  | 1               | 0 |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
|--|-------------------------------------|---|-------|-------|----|-----------------|---|---------------|--------|---|----------------------------|---|-------------------------------------|---|------------------|---|-----------------|---|--------------------|---|--------------|
| ERROR [2 : 0]  |                                     |   | SM_IF | TUNED | NA | TUNEPOS [9 : 8] |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| <p>bit 7-5 :           <b>ERROR [2 : 0]</b> : Error Code</p> <table border="1" style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">ERROR [2 : 0]</th> <th>Remark</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>OK, Command end (No Error)</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Default value after or during reset</td> </tr> <tr> <td style="text-align: center;">2</td> <td>Band Limit Error</td> </tr> <tr> <td style="text-align: center;">3</td> <td>DAC Limit Error</td> </tr> <tr> <td style="text-align: center;">6</td> <td>Command forced End</td> </tr> <tr> <td style="text-align: center;">7</td> <td>Command busy</td> </tr> </tbody> </table> |                                     |   |       |       |    |                 |   | ERROR [2 : 0] | Remark | 0 | OK, Command end (No Error) | 1 | Default value after or during reset | 2 | Band Limit Error | 3 | DAC Limit Error | 6 | Command forced End | 7 | Command busy |
| ERROR [2 : 0]  | Remark                              |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 0  | OK, Command end (No Error)          |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 1  | Default value after or during reset |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 2  | Band Limit Error                    |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 3  | DAC Limit Error                     |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 6  | Command forced End                  |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| 7  | Command busy                        |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| <p>bit 4 :            <b>SM_IF</b> : Command End interrupt flag<br/>                           0 = No Interrupt<br/>                           1 = Interrupt</p> <p>This bit is set when the command is over. When the IRQ pin interrupt is allowed, the pin status is changed, Reading this register causes clearing.</p>   |                                     |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| <p>bit 3 :            <b>TUNED</b> : Radio tuning Flag<br/>                           0 = No tune<br/>                           1 = Tuned</p> <p><b>Note</b> : This flag is set when Tuned or a station search succeeded.<br/>         This flag is cleared under 3 conditions as below.<br/>         (1) PW_RAD = 0<br/>         (2) Tuning Frequency<br/>         (3) FM station searching</p>  |                                     |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| <p>bit 2 :            <b>NA</b> : 0 (Fix)</p>  |                                     |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |
| <p>bit 1 : 0 :        <b>TUNEPOS [9 : 8]</b> : Current RF frequency (High 2 bit)</p>   |                                     |   |       |       |    |                 |   |               |        |   |                            |   |                                     |   |                  |   |                 |   |                    |   |              |

### Register 19h – REF\_CLK\_PRS – Reference clock prescaler (Read/Write)

|  |   |   |   |                |   |   |   |
|--|---|---|---|----------------|---|---|---|
| 7  | 6 | 5 | 4 | 3              | 2 | 1 | 0 |
| REFPRE [2 : 0]   |   |   |   | REFMOD [4 : 0] |   |   |   |
| <p>bit [7 : 5] :       <b>REFPRE [2 : 0]</b> : Reference Clock pre- scaler<br/>                           0 = 1 : 1<br/>                           1 = 1 : 2<br/>                           ...<br/>                           7 = 1:128</p> |   |   |   |                |   |   |   |
| <p>bit [4 : 0] :       <b>REFMOD [4 : 0]</b> : 5-bit slope correction</p>  |   |   |   |                |   |   |   |

### Register 1Ah – REF\_CLK\_DIV – Reference clock divider (Read/Write)

|  |   |   |   |   |   |   |   |
|--|---|---|---|---|---|---|---|
| 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| REFDIV [7 : 0]   |   |   |   |   |   |   |   |
| <p>Bit 7-0 :           <b>REFDIV [7 : 0]</b> : Reference Clock Divider<br/>                           0 : Divider Value = 1<br/>                           1 : Divider Value = 2<br/>                           ...<br/>                           255 : Divider Value = 256</p> |   |   |   |   |   |   |   |

### Register 1Bh – REF\_CLK\_OFF – Reference clock offset (Read/Write)

|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| REFOFFS [7 : 0]   |   |   |   |   |   |   |   |
| <p>Bit 7-0 :           <b>REFOFFS [7 : 0]</b> : Offset register for the spread of reference clock</p> |   |   |   |   |   |   |   |

## LV24250LS

### Register 1Dh – SCN\_CTRL – Scan control (Read/Write)

| 7  | 6 | 5      | 4        | 3          | 2 | 1 | 0      |
|--|---|--------|----------|------------|---|---|--------|
| GRID [1 : 0]   |   | FLL_ON | FLL_MODE | FS [2 : 0] |   |   | SHF5DB |
| <p>bit 7-6 :           <b>GRID [1 : 0]</b> : FM station search frequency interval :</p> <p style="margin-left: 20px;">0 = IFSD set</p> <p style="margin-left: 20px;">1 = 50kHz grid</p> <p style="margin-left: 20px;">2 = 100kHz grid</p> <p style="margin-left: 20px;">3 = 200kHz grid</p> <p>bit 5 :           <b>FLL_ON</b> : FLL Control</p> <p style="margin-left: 20px;">0 = FLL OFF</p> <p style="margin-left: 20px;">1 = FLL ON</p> <p style="margin-left: 20px;">During setting of the FM frequency and during seek, keep this OFF. Turn it ON after tuning.</p> <p>bit 4 :           Reserved : 0 (Fix)</p> <p style="margin-left: 20px;">However, '1' is set when capacity is added to 16pin, and it uses it as Smoothing Filter(FLL_LPF).</p> <p>bit 3-1 :       <b>FS [2 : 0]</b> : Field strength setting at the time of FM station search and a frequency adjustment bit</p> <p style="margin-left: 20px;">Set 1 for setting of IFSD.</p> <p>bit 0 :           <b>SHF5DB</b> : Scan stop level +5dB</p> |   |        |          |            |   |   |        |

### Register 1Eh – TARGET\_VAL\_L – Target Value Low Register (Read/Write)


| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| TARGET [7 : 0]  |   |   |   |   |   |   |   |
| <p>bit 7-0 :       <b>TARGET [7 : 0]</b> : Target frequency low 8 bit :</p> <p style="margin-left: 20px;">Tuning frequency or Limit Frequency for FM Station Search</p> |   |   |   |   |   |   |   |

### Register 1Fh – TARGET\_VAL\_H – Target Value High Register (Read/Write)

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| TARGET [15 : 8]   |   |   |   |   |   |   |   |
| <p>bit 7-0 :       <b>TARGET [15 : 8]</b> : Target frequency High 8 bit :</p> <p style="margin-left: 20px;">Target value of oscillator calibration, Tuning frequency value or limit frequency value for station search</p> <p style="margin-left: 20px;"><b>Note</b> : GRID [1 : 0] is not 0 TARGET [15 : 14] has different definition</p> <p>With radio power ON, lower eight bits of the target frequency are set. Then, set higher eight bits of the target frequency to this register. The command is executed.</p> |   |   |   |   |   |   |   |

# LV24250LS

## Test Circuit








# LV24250LS


## PCB Mounting Conditions to cover the FM Receiving Area of 76M to 108MHz

LV24250LS's PCB mounting conditions



- LV24250LS has an inductor for local oscillator on the package bottom side.  
In order to cover the receiving frequency range of 76MHz to 108MHz, provide the GND layer to the first layer of Side A of PCB that is directly below the package bottom side, as shown in the figure.

### Recommended layout of PCB substrate



IC backside\_LV24250LS

IC directly-below\_PCB recommended GND patten diagram

- With this SPL, the receiving frequency is measured under the following conditions :
- The X-value can be set freely between Min = 2.00mm and Max = 2.60mm with reference to IC.  
(The X-value for Sanyo Demo Board is 2.4mm.)
- The Y-value can be set freely between Min = 1.00mm and Max = 2.40mm with reference to IC.  
(The Y-value for Sanyo Demo Board is 2.30mm.)
- Avoid providing another wiring within 0.4mm of bottom layer of PCB\_GND as much as possible.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2011. Specifications and information herein are subject to change without notice.