



## LV2622


CMOS IC

### 250µA, 3MHZ, LOW VOLTAGE RAIL-TO-RAIL I/O CMOS DUAL OP AMPS

#### DESCRIPTION

The UTC LV2622 is low noise, low voltage and low power dual operational amplifiers that can be designed into a wide range of applications. With a 3MHz unity-gain frequency and a guaranteed 1.7V/µs slew rate, the quiescent current is only 250µA/amplifier (5.0V).

The UTC LV2622 provides rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground and the maximum input offset voltage is 3mV. It is specified over the extended industrial temperature range (-40°C~+125°C). The operating range is 2.5V~5.5V. The UTC LV2622 provides optimal performance in low voltage and low noise systems.



#### FEATURES

- \* Low Cost
- \* Rail-to-Rail Output Swing
- \* Input Rail: - 0.1V~+5.6V with  $V_S=5.5V$
- \* Typical  $V_{OS}$ : 0.7mV
- \* Gain-Bandwidth Product: 3MHz
- \* High Slew Rate: 1.7V/µs
- \* Settling Time to 0.1% with 2V Step: 2.1µs
- \* Overload Recovery Time: 1µs
- \* Low Noise Voltage:  $12nV/\sqrt{Hz}$
- \* Operates on 2.5V~5.5V Supplies
- \* Low Power: 250µA/Amplifier Typical Supply Current

#### ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
LV2622L-P08-R	LV2622G-P08-R	TSSOP-8	Tape Reel
LV2622L-S08-R	LV2622G-S08-R	SOP-8	Tape Reel
LV2622L-SM1-R	LV2622G-SM1-R	MSOP-8	Tape Reel
LV2622L-K08-2030-R	LV2622G-K08-2030-R	DFN2030-8	Tape Reel

<p>LV2622G-P08-R</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) R: Tape Reel (2) S08: SOP-8, P08: TSSOP-8, SM1: MSOP-8 K08-2030: DFN2030-8 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---


## MARKING

PACKAGE	MARKING
SOP-8 / MSOP-8	<p>             UTC □□□□              LV2622 □              □□□□              □□□□           </p> <p>             8 7 6 5 → Date Code              L: Lead Free              G: Halogen Free              □□□□ → Lot Code              1 2 3 4           </p>
TSSOP-8	<p>             UTC □□□□              LV2622 □              □□□□              □□□□           </p> <p>             8 → Date Code              L: Lead Free              G: Halogen Free              □□□□ → Lot Code              1 2 3 4 5 6 7 8           </p>
DFN2030-8	<p>             LV              2622              □□□□ → Date Code           </p>

## PIN CONFIGURATION




SOP-8 / TSSOP-8 / MSOP-8



DFN2030-8  
(Top View)

Note: Thermal pad.

## BLOCK DIAGRAM



■ **ABSOLUTE MAXIMUM RATING** ( $T_A=+25^{\circ}\text{C}$ , unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage, $V_+ \sim V_-$	$V_S$	7.5	V
Common-Mode Input Voltage	$V_{CM}$	$(-V_S)-0.5 \sim (+V_S)+0.5$	V
Junction Temperature	$T_J$	+150	$^{\circ}\text{C}$
Operating Temperature	$T_{OPR}$	-40 ~ +125	$^{\circ}\text{C}$
Storage Temperature	$T_{STG}$	-65 ~ +150	$^{\circ}\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ **THERMAL DATA**

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient @ $T_A=25^{\circ}\text{C}$	TSSOP-8	190	$^{\circ}\text{C}/\text{W}$
	SOP-8	235	$^{\circ}\text{C}/\text{W}$
	MSOP-8	155	$^{\circ}\text{C}/\text{W}$
	DFN2030-8	59	$^{\circ}\text{C}/\text{W}$

**ELECTRICAL CHARACTERISTICS** ( $T_A=+25^\circ\text{C}$ ,  $V_S=5\text{V}$ ,  $V_{\text{CM}}=V_S/2$ ,  $R_L=600\Omega$ , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
Input Offset Voltage	$V_{\text{OS}}$			0.7	3	mV
		(Note)			3.5	
Input Bias Current	$I_B$			1		pA
Input Offset Current	$I_{\text{OS}}$			1		pA
Common-Mode Voltage Range	$V_{\text{CM}}$	$V_S=5.5\text{V}$		-0.1~+5.6		V
Common-Mode Rejection Ratio	CMRR	$V_S=5.5\text{V}$ , $V_{\text{CM}}=-0.1\text{V}\sim 4\text{V}$	75	90		dB
		(Note)	73			
		$V_S=5.5\text{V}$ , $V_{\text{CM}}=-0.1\text{V}\sim 5.6\text{V}$	66	92		dB
		(Note)	64			
Open-Loop Voltage Gain	$A_{\text{OL}}$	$R_L=600\Omega$ , $V_o=0.15\text{V}\sim 4.85\text{V}$	92	100		dB
		(Note)	78			
		$R_L=10\text{K}\Omega$ , $V_o=0.05\text{V}\sim 4.95\text{V}$	100	110		dB
		(Note)	82			
Input Offset Voltage Drift	$\Delta V_{\text{OS}}/\Delta T$			2.7		$\mu\text{V}/^\circ\text{C}$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage Swing from Rail	$V_o$	$R_L=600\Omega$		0.1		V
		$R_L=10\text{K}\Omega$		0.015		
Output Current	$I_{\text{OUT}}$		45	48		mA
		(Note)	30			
Closed-Loop Output Impedance	$R_o$	$F=100\text{KHz}$ , $G=+1$		2.6		$\Omega$
<b>POWER SUPPLY</b>						
Operating Voltage Range	$V_S$		2.5		5.5	V
		(Note)	2.5		5.5	
Power Supply Rejection Ratio	PSRR	$V_S=+2.5\text{V}\sim +5.5\text{V}$ , $V_{\text{CM}}=(-V_S)+0.5\text{V}$	79	94		dB
		(Note)	76			
Quiescent Current/ Amplifier	$I_Q$	$I_{\text{OUT}}=0$		250	400	$\mu\text{A}$
		(Note)			480	
<b>DYNAMIC PERFORMANCE</b>						
Gain-Bandwidth Product	GBP	$R_L=10\text{K}\Omega$		3		MHz
Phase Margin	$\phi_o$			67		degrees
Full Power Bandwidth	$\text{BW}_P$	<1% distortion, $R_L=600\Omega$		50		KHz
Slew Rate	SR	$G=+1$ , 2V Step, $R_L=10\text{K}\Omega$		1.7		$\text{V}/\mu\text{s}$
Settling Time To 0.1%	$t_s$	$G=+1$ , 2V Step, $R_L=600\Omega$		2.1		$\mu\text{s}$
Overload Recovery Time	$t_{\text{OR}}$	$V_{\text{IN}} \cdot \text{Gain}=V_S$ , $R_L=600\Omega$		1		$\mu\text{s}$
<b>NOISE PERFORMANCE</b>						
Voltage Noise Density	$e_n$	$f=1\text{kHz}$		12		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f=1\text{kHz}$		3		$\text{fA}/\sqrt{\text{Hz}}$

Note: Denotes the specifications which apply over the operating temperature range ( $-40^\circ\text{C}\sim 125^\circ\text{C}$ ).

■ APPLICATION NOTES

Driving a Capacitive Load

The UTC LV2622 can directly drive 1000pF in unity-gain without oscillation. The unity-gain follower (buffer) is the most sensitive configuration to capacitive loading. When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device’s phase margin leading to high frequency ringing or oscillations. It is recommended that an isolation resistor ( $R_{ISO}$ ) is placed in series with the output of the amplifier when the greater capacitive load is required. The circuit is shown in Figure 1. The  $R_{ISO}$  and the load capacitor  $C_L$  form a zero to increase stability, but this method results in a loss of gain accuracy for  $R_{ISO}$  dividing the voltage with  $R_{LOAD}$ .




Figure 1. Indirectly Driving Heavy Capacitive Load

The circuit in Figure 2 provides DC accuracy and AC stability. To increase the DC accuracy,  $R_F$  should be connected between the inverting input and the output. To preserve the phase margin in the overall feedback loop,  $C_F$  is required and can compensate the loss of phase margin together with  $R_{ISO}$  by feeding the high frequency component of the output signal back to the amplifier’s inverting input




Figure 2. Indirectly Driving Heavy Capacitive Load with DC Accuracy

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier’s gain or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.

## ■ APPLICATION NOTES(Cont.)

### Power-Supply Bypassing and Layout

The UTC LV2622 can apply for a single +2.5V~+5.5V supply or dual  $\pm 1.25V \sim \pm 2.75V$  supplies. For single-supply operation, a  $0.1\mu F$  ceramic capacitor should be placed close to the  $V_{DD}$  pin to bypass the power supply  $V_{DD}$ . For dual-supply operation, separate  $0.1\mu F$  ceramic capacitors should be placed to the  $V_{DD}$  and the  $V_{SS}$  supplies to bypass them to ground, and  $2.2\mu F$  tantalum capacitor for better performance.

By decreasing the amount of stray capacitance at the op amp's inputs and output, PC board I performance can be optimized. For example, placing external components as close to the device as possible can minimize trace lengths and widths. and using surface-mount components is a better way.

For the operational amplifier, soldering the part to the board directly is strongly recommended. The EMI can be minimized because keeping the high frequency big current loop area small.




Figure 3. Amplifier with Bypass Capacitors

### Grounding

A ground plane layer is important for UTC LV2622 circuit design. The length of the current path speed currents in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

### Input-to-Output Coupling

The input and output signal traces should not be parallel to minimize capacitive coupling. This helps reducing unwanted positive feedback.

■ TYPICAL APPLICATION CIRCUITS




Figure 4. Differential Amplifier

Figure 4 is the differential amplifier. If the resistors ratios are equal ( $R4/R3=R2/R1$ ), then  $V_{OUT}=(Vp-Vn) \times R2/R1 + V_{ref}$ .




Figure 5. Instrumentation Amplifier

Figure 5 performs the same function as that in Figure 4 but with the high input impedance.

### ■ TYPICAL APPLICATION CIRCUITS (Cont.)




Figure 6. Low Pass Active Filter

Figure 6 is the low pass filter. It's DC gain is  $-R2/R1$  and the  $-3\text{dB}$  corner frequency is  $1/2\pi R_2 C$ .

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.