

SANYO Semiconductors DATA SHEET



Bi-CMOS LSI LV4900HR — Class-D Audio Power Amplifier BTL 10W×2ch

Overview

The LV4900HR is a 10W per channel stereo digital power amplifier that takes analog inputs. The LV4900H uses unique SANYO-developed feedback technology to achieve excellent audio quality despite being a class D amplifier and can be used to implement high quality flat display panel (FDP) based systems.

Features

- Supports circuit designs that do not require output LC filters
- BTL output, class D amplifier system
- Unique SANYO-developed feedback technology achieves superb audio quality
- High-efficiency class D amplifier
- Soft muting function reduces impulse noise at power on/off
- Full complement of built-in protection circuits : overcurrent protection, thermal protection, and low power supply voltage protection circuits
- Built-in bootstrap diodes
- Internal oscillator frequencies : channel 1 = 325kHz, channel 2 = 300kHz

Functions

- 10W output (At VD = 12V, $R_L = 8\Omega$, THD + N = 10%)
- 15W output (At VD = 12V, $R_L = 4\Omega$, THD + N = 10%)
- : 88% (VD = 12V, $R_L = 8\Omega$, fin = 1kHz, $P_O = 10W$) • Efficiency
- Low THD + N : 0.15% (VD = 12V, R_L = 8Ω , fin = 1kHz, P_O = 1W, Filter : AES17)
- Noise : 100µVrms (Filter : A-weight)
 - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
 - Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	VD	Externally applied voltage	15	V
Maximum output current	I _O peak		3.75	A/ch
Allowable power dissipation	Pd max	Independent package	886	mW
Operating temperature	Topr		-25 to +75	°C
Storage temperature	Tstg		-50 to +150	°C

Operating Conditions at $Ta = 25^{\circ}C$

Deremeter	Symbol	Conditions		Insit			
Parameter	Symbol Conditions		min	typ	max	Unit	
Recommended supply voltage range	VD	Externally applied voltage	10	12	14	V	
Recommended load resistance	RL	Speaker load	4	8		Ω	


Electrical Characteristics at Ta = 25°C, VD = 12V, $R_L = 8\Omega$, $L = 22\mu$ H, $C = 0.33\mu$ F

Demonster	Querra ha a l	Oraditions	Ratings			L La it
Parameter	Symbol Conditions		min	typ	max	Unit
Standby current	lst	STBY = L, MUTE = L		13	25	μA
Muting current	Imute	$\overline{\text{STBY}} = \text{H}, \overline{\text{MUTE}} = \text{L}$		13.5	20	mA
Quiescent current	Icco	$\overline{\text{STBY}} = \text{H}, \overline{\text{MUTE}} = \text{H}$		60	70	mA
Voltage gain	VG	fin = 1kHz, V _O = 0dBm	27	29	31	dB
Output offset voltage	Voffset	Rg = 0	-150		150	mV
Total harmonic distortion	THD@1W	$P_O = 1W$, fin = 1kHz, AES17		0.15	0.5	%
Maximum output	PO1@10%	THD+N = 10%, AES17	8	10		W
Channel separation	CH sep.	Rg = 0, V _O = 0dBm, DIN AUDIO	55	70		dB
Ripple rejection ratio	SVRR	fr = 100Hz, Vr = 0dBm, Rg = 0, A-weight	50	65		dB
Noise	V _{NO}	Rg = 0, A-weight		100	300	μVrms
High-level output voltage	VIH	STBY pin and MUTE pin	3			V
Low-level output voltage	VIL	STBY pin and MUTE pin			1	V
Power supply voltage drop protection circuit upper limit value	UV_UPPER	VD pin voltage monitor		8.0		V
Power supply voltage drop protection circuit lower limit value	UV_LOWER	VD pin voltage monitor		7.0		V

Note : The values of these characteristics were measured in the SANYO test environment. The actual values in an end system will vary depending on the printed circuit board pattern, the external components actually used, and other factors.


Package Dimensions

unit : mm (typ) 3251




LV4900HR





Application Circuit Example 2 ($R_L = 4\Omega$)



Pin No.	Pin	I/O	Description	Equivalent Circuit
1	PVD1	1,0	Channel 1 power system power supply	
2	PVD1		Channel 1 power system power supply	
3	OUT1+	0	Channel 1 high side output	VD
				3
				GND
4	BOOT1+	I/O	Bootstrap I/O pin, channel 1 power supply high side	
5	V _{DD} 1	0	Internal power supply decoupling capacitor connection	
6	BOOT1-		Bootstrap I/O pin, channel 1 power supply low side	
7	OUT1-	0	Channel 1 low side output	
8	PGND1		Channel 1 power system ground	
9	PGND1		Channel 1 power system ground	
10	PGND2		Channel 2 power system ground	
11	PGND2		Channel 2 power system ground	
12	OUT2-	0	Channel 2 low side output	
				(12)
13	BOOT2-	I/O	Bootstrap I/O pin, channel 2 power supply low side	

Continued on next page.

Pin No.	rom preceding pag	J/O	Description	Equivalent Circuit
14	V _{DD} 2	0	Internal power supply decoupling capacitor connection	(14) GND
15	BOOT2+	I/O	Bootstrap I/O pin, channel 2 power supply low	
16	OUT2+	0	side Channel 2 high side output	
17	PVD2		Channel 2 power system power supply	
18	PVD2		Channel 2 power system power supply	
19	NC		No connection	
20	NC		No connection	
21	V _{IN} 2+	1	Channel 2 noninverting inputt	21 VD 300Ω GND VBIAS GND
22	V _{IN} 2-	I	Channel 2 inverting input	VD 300Ω GND GND VD GND
23	NC		No connection	
24	NC		No connection	
25	MUTE	I	Muting control	25 Continued on next page.

	om preceding pag		Γ	r
Pin No.	Pin	I/O	Description	Equivalent Circuit
26	MUTECAP	0	Muting system capacitor connection	VCC VDD VD VD VD VD VD VD VD (26) (30) (30) (30) (30) (30) (30) (30) (30
27	GND		Analog system ground	
28	VBIAS	0	Internal power supply decoupling capacitor connection	28 (28) (28) (28) (3001 (3001) (3001 (3001) (3001 (3001) (3001) (3001 (3001)
29	BIASCAP	0	Internal power supply decoupling capacitor connection	29
30	NC		No connection	
31	V _{CC}	0	Internal power supply decoupling capacitor connection	31 GND
32	NC		No connection	
33	VIN1-	1	Channel 1 inverting input	VD 300Ω GND VD VD GND

Continued on next page.

Pin No.	Pin	I/O	Description	Equivalent Circuit
34	V _{IN} 1+	I	Channel 1 noninverting input	VD 300Ω 34 GND VD C VBIAS C VBIAS
35	NC		No connection	
36	STBY	I	Standby mode control	

Note: Smoothing capacitors must be connected to each power supply pin.

Functional Descriptions

System Standby

The bias levels are turned on and off under control of the high/low state of the STBY pin. When the STBY pin is low, the bias levels will be turned off, and when that pin is high, the bias levels will be applied.

Mute Function


The mute function is provided mainly to mute the output so that impulse noise will not appear in the output when the power supply is being turned on.

(1) Output Muting

The output PWM signal can be turned on or off by setting the MUTE pin high or low. When the MUTE pin is low, the internal oscillator is stopped. This oscillator operates at all times that the MUTE pin is high.

(2) Power On Sequence


Applications should provide a power-on muting period of at least 500ms to minimize impulse noise.



Turn-on time: the time between the point the STBY pin is set high and the point the MUTE pin is set high.

(3) Power Down Sequence


Applications should provide a power down muting period of at least 100ms to minimize impulse noise.




Turn-off time: the time between the point the MUTE pin is set low and the point the STBY pin is set low.

LV4900H customer bread board rev.1.0

Pattern




Silk




Components


Γ	Symbol	Part No.	Function
Γ		SW1	Standby switch. Lower position: standby state
Γ		SW2	Mute switch. Lower position: mute state
	CVCC	C1	Internal power supply (V _{CC}) output coupling capacitor
Γ	CBIASCAP	C2	Internal power supply (VBIAS) input coupling capacitor
	C _{VBIAS}	C3	Internal power supply (VBIAS) output coupling capacitor
Γ	C _{MUTE}	C4	Soft muting time constant adjustment capacitor
	C _{IN}	C5, C6, C7, C8	Input capacitors
*	C _{VDD}	C9, C10	Internal power supply (V _{DD}) output coupling capacitors
*	C _{VD}	C11, C12	VD high-frequency attenuation capacitors
*	C _{BOOT}	C13, C14, C15, C16	Bootstrap capacitor
	LO	L1, L2, L3, L4	Output low-pass filter coils: fc = 1/ $(2\pi\sqrt{LoCo})$
Γ	с _О	C17, C18, C19, C20	Output low-pass filter capacitors
	C _{VD}	C21	VD power supply capacitors
	COUT	C22, C23	Output for capacitors

 $^{\rm *}$ C_{VDD}, C_{VD} and C_{BOOT}, Each capacitor is arranged in the neighborhood of IC as much as possible.



No.A0651-12/14





- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of May, 2007. Specifications and information herein are subject to change without notice.