

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LV5768M

Bi-CMOS LSI

1-channel Step-down Switching Regulator

Overview

The LV5768M is a 1-channel step-down switching regulator.

Functions

- 1 channel step-down switching regulator controller.
- Frequency decrease function at pendent.
- Load-independent soft start circuit.
- ON/OFF function.
- Built-in pulse-by-pulse OCP circuit. It is detected by using ON resistance of an external MOS.
- Synchronous rectification
- Current mode control

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter		Symbol	Conditions	Ratings	Unit
Supply voltage		V _{IN} max		45	V
	V _{IN} , SW			45	V
voltage	HDRV, CBOOT			52	V
	LDRV			6.0	V
ie	Between CBOOT to SW Between CBOOT to HDRV			6.0	V
able	EN, ILIM			V _{IN} +0.3	V
Allowable	Between V _{IN} to ILIM			1.0	V
1	V _{DD}			6.0	V
	SS, FB, COMP,RT			V _{DD} +0.3	V
Allowable Power dissipation		Pd max	Mounted on a specified board. *	0.9	W
Operating temperature		Topr		-40 to +85	°C
Storage temperature		Tstg		-55 to +150	°C

^{*} Specified board : 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV5768M

Recommended Operating Range at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V _{IN}		8.5 to 42	V
Error amplifier input voltage	V_{FB}		0 to 1.6	V
Oscillatory frequency	Fosc		80 to 500	kHz

Electrical Characteristics at Ta = 25°C, $V_{\mbox{\footnotesize{IN}}} = 12V$

Parameter	Symbol	Conditions	Ratings			Unit
Faianielei	Symbol	Conditions	min	typ	max	Offic
Reference voltage block						
Internal reference voltage	Vref	Including offset of E/A	0.654	0.67	0.686	V
5V power supply	V_{DD}	I _{OUT} = 0 to 5mA	4.7	5.2	5.7	V
Triangular waveform oscillator bloo	k			<u> </u>		
Oscillation frequency	Fosc	RT=220kΩ	110	125	140	kHz
Frequency variation	Fosc DV	V _{IN} = 8.5 to 42V		1		%
Oscillation frequency fold back detection voltage	V _{OSC FB}	FB voltage detection after SS ends		0.1		V
Oscillation frequency after fold back	F _{OSC FB}			^{1/3F} OSC		kHz
ON/OFF circuit block	1 . OSC FB	1		030		
IC start-up voltage	V _{EN} on		2.5	3.0	3.5	V
IC off voltage	V _{EN} off		1.0	1.2	1.4	V
Soft start circuit block	VEN OII		1.0	1.2	1.4	
Soft start curcuit block	loo SC	EN > 3.5V	4	5	6	μА
Soft start source current Soft start sink current	ISS SC	EN < 1V, V _{DD} = 5V	4	2	Ö	•
UVLO circuit block	I _{SS} SK	LIN < IV, VDD - 5V		۷		mA
	1 1/	1	1	2		
UVLO lock release voltage	V _{UVLO}			8		V
UVLO hysteresis	V _{UVLO} H			0.7		V
Error amplifier	Τ.	1	1	1		
Input bias current	IEA IN				100	nA
Error amplifier gain	G _{EA}		1000	1400	1800	μ A /V
Sink output current	IEA OSK	FB = 1.0V		-100		μΑ
Source output current	IEA OSC	FB = 0V		100		μΑ
Current detection amplifier gain	GISNS			1.5		
over current limiter circuit block	1	1			1	
Reference current	I _{LIM} 1		-10%	18.5	+10%	μΑ
Over current detection comparator offset voltage	V _{LIM} OFS		-5		+5	mV
Over current detection comparator			V _{IN} -0.45		V_{IN}	V
common mode input range						
PWM comparator	1	1	1			
Input threshold voltage (FOSC=125kHz)	Vt max	Duty cycle = DMAX	0.9	1.0	1.1	V
(1 OSC - 123K112)	Vt0	Duty cycle = 0%	0.4	0.5	0.6	V
Maximum ON duty	DMAX		85	90	95	%
Output block	_				,	
Output stage ON resistance	RONH			5		Ω
(the upper side)				_		
Output stage ON resistance (the under side)	RONL			5		Ω
Output stage ON current	IONH		240			mA
(the upper side)	CIVIT					
Output stage ON current	IONL		240			mA
(the under side)						
The whole device	1	1				
Standby current	Iccs	EN < 1V			10	μΑ
Mean consumption current	ICCA	EN > 3.5V		3		mA

Continued on next page.


Continued from preceding page.


D	0	Symbol Conditions	Ratings			11.3
Parameter	Symbol		min	typ	max	Unit
Security function	Security function					
Protection function operating	TSD on	* Design certification		170		°C
temperature at high temperature						
Protection function hysteresis at high	TSD hys	* Design certification		30		°C
temperature						

Package Dimensions


unit: mm (typ)

3111A






Pin Assignment




Block Diagram



Pin Function


Pin No.	Pin name	Description
1	FB	Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.67V. The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin voltage becomes 0.1V or less after a soft start ends, the oscillatory frequency becomes 1/3.
2	COMP	Error amplifier output pin. Connect a phase compensation circuit between this pin and GND.
3	EN	ON/OFF pin.
4	RT	Oscillation frequency setting pin. Resistance is connected with this pin between GND.
5	SW	Pin to connect with switching node. Upper part NchMOSFET external a source is connected with lower side NchMOSFET external a drain.
6	СВООТ	Bootstrap capacity connection pin. This pin becomes a GATE drive power supply of an external NchMOSFET. Connect a bypath capacitor between CBOOT and SW.
7	HDRV	An external the upper MOSFET gate drive pin.
8	LDRV	An external the lower MOSFET gate drive pin.
9	N.C.	No connection
10	V_{DD}	Power supply pin for an external the lower MOS-FET gate drive.
11	GND	Ground pin. Each reference voltage is based on the voltage of the ground pin.
12	V _{IN}	Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes 8V or more by UVLO function, The IC starts and the soft start function operates.
13	ILIM	Reference current pin for current detection. The sink current of about 18.5µA flows to this pin. When a resistance is connected between this pin and V _{IN} outside and the voltage applied to the SW pin is lower than the voltage of the terminal side of the resistance, the upper NchMOSFET is off by operating the current limiter comparator. This operation is reset with respect to each PWM pulse.
14	SS	Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the voltage of about 5µA. This pin ends the soft start period by using the voltage of about 1.1V and the frequency fold back function becomes active.

I/O pin equivalent circuit chart




Continued on next page.


Continued from preceding page.



Boot sequence, UVLO, and TSD operation




Sequence of overcurrent protection



Sample Application Circuit

V_{IN}=24V, V_{OUT}=12V, I_{OUT}=7A, Fosc=100kHz



· Part selection and set

1) Output voltage set

Output voltage (VOUT) is shown the equation (1).

$$V_{OUT} = (1 + \frac{R4}{R3}) \times VREF = (1 + \frac{22k\Omega}{1.3k\Omega}) \times 0.67 \text{ (typ)}$$
 [V] (1)

Ex) To set output voltage of 12V, set resistors as follows: R3=1.3k Ω and R4=22k Ω .

2) Soft start set

Soft start capacitor (C5) is obtained by the equation (2).

$$C5 = \frac{ISS \times TSS}{VREF} = \frac{5\mu \times TSS}{0.67V} \quad [\mu F]$$
 (2)

ISS: Charge current value, TSS: soft start time

Ex) To set soft start time of 15ms (approx.), set C5=0.1μF.

3) Overcurrent protector set

Overcurrent limit setting resistor (R5) is obtained by the equation (3).

$$R5 = \frac{Rdson \times I_L max}{I_I lim} = \frac{Rdson \times I_L max}{18.5 \mu} \quad [\Omega]$$
 (3)

IJlim: ILIM current value,

ILmax: the maximum value of coil current,

Rdson: Ron between drain and source of Q1 (upper Nch MOS FET).

Ron of ATP201 $\approx 23 \text{m}\Omega$ (when VGS=4.5V at 25°C)

Ex) To set current limit operation point to 11.3A (load current) where coil peak current value is 12A (approx.), set $R5 = 15k\Omega$. Set an optimum resistor taking variation of ON resistor into consideration due to temperature change and make sure to confirm it with the user's specific board. For C6, connect a capacitor of 1000pF to filter unwanted noise for the proper operation of current limiting.


ON resistor of FET

- * Rdson of FET has its own temperature coefficient and the resistor becomes higher in proportion to the temperature.
- * To set Rdson value within the range of operating temperature, it is advisable that the user confirm the data sheet by the FET supplier.

4) How to set oscillation frequency

Oscillation frequency Fosc is adjustable by RT resistor as shown in the correlation chart as follows:

SW frequency setting range: 80kHz to 500kHz



5) Boot strap capacitor set

For boot strap capacitor C2, use capacitor 100 times larger than Ciss of power MOSFET.

6) Phase compensation set

Since LV5768M adopts current mode control, low ESR capacitor and solid polymer capacitor such as OS capacitor can be used as output capacitor with simple phase compensation.

*Frequency characteristics

Frequency characteristics of LV5768M consist of the following transfer functions.

(1) Output resistor bleeder ; H_R
(2) Voltage gain of error amplifier ; G_{VEA}

Current gain (Trans conductance) ; G_{MEA}
(3) Impedance of external phase compensation part ; Z_C
(4) Current sense loop gain ; G_{CS}
(5) Output smoothing impedance ; Z_O




Fig. Current control loop of LV5768M

Closed loop gain is obtained by the equation (5)

$$G = HR \times GMEA \times ZC \times GCS \times ZO$$

$$R5 = \frac{VREF}{VO} \times GMER \times (RC + \frac{1}{SCC}) \times GCS \times \frac{RL}{1 + SCORL}$$
 (4)

From the equation (4), the frequency characteristics of closed loop gain is given by pole fp1 which consists of output capacitor Co and output load resistor RL, zero point fz which is given by external resistor Rc and capacitor Cc of phase compensation pin COMP and pole fp2 which is given by output impedance Z_O and external phase compensation capacitor Cc of error amplifier. fp1, fz, fp2 are given by the equation (5), (6) and (7).

fp1 =
$$\frac{1}{2\pi C_0 R_L}$$
 (5), fz = $\frac{1}{2\pi C_0 R_L}$ (6), fp2 = $\frac{1}{2\pi \times Z_{FA} \times C_0}$ (7)

*Calculation of phase compensation external constants R_C and C_C

In general, the frequency where closed loop gain becomes 1 (zero cross frequency fzc) should be 1/10 of the switching frequency (or 1/5 at the highest) to stabilize the operation of switching regulator.

Ex) When switching frequency of LV5768M is 100kHz:

$$fzc = \frac{100kHz}{10} \approx 10kHz \tag{8}$$

Since the closed loop gain becomes 1 with this frequency, the equation (7) = 1

$$\frac{\text{Vref}}{\text{VO}} \times \text{GMEA} \times (\text{RC} + \frac{1}{\text{SCC}}) \times \text{GCS} \frac{\text{RL}}{1 + \text{SCORL}} = 1$$
 (9)

In reality for zero cross frequency, in the impedance of phase compensation capacity, since capacity element $\frac{1}{SCC}$

becomes lower enough than the resistor element R_C: R_C »
$$\frac{1}{\text{SCC}}$$
 (10)

$$\frac{\text{Vref}}{\text{VO}} \times \text{GMEA} \times \text{RC} \times \frac{\text{RL}}{1 + 2\pi \times \text{fzC} \times \text{CO} \times \text{RL}} = 1 \tag{11}$$

From the equation, phase compensation external resistor R_C is obtained by the following formula. However, $G_{CS}=0.67/Rdson=29A/V$, $G_{MEA}=1400\mu A/V$.

Given that output is 12V and load resistor is 1.7Ω (7A load):

$$\therefore R_{C} = \frac{V_{O}}{Vref} \times \frac{1}{GMEA} \times \frac{1}{GCS} \times \frac{1 + 2\pi \times f_{ZC} \times C_{O} \times R_{L}}{R_{L}}$$
(12)

$$= \frac{12}{0.67} \times \frac{1}{1400 \mu \text{A/V}} \times \frac{1}{29 \text{A/V}} \times \frac{1+2 \times 3.14 \times 10 k \times 1410 \mu \times 1.7}{1.7}$$

$$\approx 39 k \Omega$$
(13)

This is the external resistor value R_C obtained from this calculation (the calculation reveals that the last block where load resistor RL is inserted is $1 \ll 2\pi \times f_{ZC} \times C_O \times R_L$. Therefore, there is no need for depending R_L .).

When point zero $f_Z(6)$ and pole fp1(5) are the same values, they cancel out each other. Hence, there is only one pole frequency for the phase characteristics of closed loop gain. In other words, you can obtain characteristics in which waveform is stable because the gain frequency lowers at -20dB/DEC and phase only rotates by -90 degree.

Since (6) = (5)
$$\frac{1}{2\pi C_0 R_C} = \frac{1}{2\pi C_0 R_L}$$

$$\therefore C_C = \frac{R_L \times C_0}{R_C} = \frac{1.7 \times 1410 \mu}{39 k} = 0.062 \mu F$$
(14)

The external constant between phase compensator pin COMP and GND is obtained as such using ideal equations. In reality, stable phase constant should be defined based on testing under the entire temperature, load and input voltage range. On the other hand, such ideal value is used as starting point for the assessment. In the deliverable evaluation board, the above constants are used as initial value. C_C and R_C are defined according to conditions of transient response. If the influence of noise is significant, it is advisable to increase constant than the C_C value.

7) Input capacitor selection

When switching of the IC occurs, ripple current flows into the input-side capacitor of DC-DC converter. Like input current, the more the output current flows, the more the ripple current into input side capacitor flows. Also, the lower the input voltage is, the more the duty expands. As a result, the ripple current flows more. Allow higher ripple current than the result of the equation. The capacitor of input side should be connected adjacent to the power IC and minimize the inductance from the pattern layout. Execution value is obtained by the equation (15).

$$Irip_in = \sqrt{D(1-D)} \times I_{OUT} [Arms]$$
 (15)

D represents duty cycle defined by VOLIT/VIN

8) Output capacitor selection

If ceramic capacitor is used to output, output ripple voltage is obtained as follows since the capacitance of ESR is small.

$$Vrip = \frac{V_{OUT}}{8 \times L \times C_{O} \times f_{OSC}^{2}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad [V]$$
 (16)

Also if electrolytic capacitor is used to output, output ripple voltage is affected by ESR since the capacitance of ESR is large. In this case, output ripple voltage is obtained by the following equation.

$$Vrip = \frac{VIN - VOUT}{fOSC \times VIN} \times \frac{VOUT \times RC}{L} \quad [V]$$
 (17)

Since the allowable ripple current of electrolytic capacitor is lower compared to that of ceramic capacitor, the allowable ripple current value must not be exceeded. Execution value is obtained by the following equation.

Irip_out =
$$\frac{1}{\sqrt[2]{3}} \times \frac{V_{OUT} (V_{IN} - V_{OUT})}{L \times f_{OSC} \times V_{IN}}$$
 [Arms] (18)

It is advisable to use ceramic capacitor in combination with electrolytic capacitor to reject high frequency noise. The electrolytic capacitor can be low ESR aluminum electrolytic capacitor or polymer aluminum electrolytic capacitor.

9) Inductor selection

L1: Caution is required due to the heat generation from choke coil caused by overload and load short. The inductance value is determined by output ripple voltage (Vrip) and the impedance of output capacitor for switching frequency. The minimum inductance is obtained by the equation (19).

$$L \min = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times V_{IN}} \times \frac{V_{OUT} \times R_{C}}{V_{rip}} \quad [\mu H]$$
 (19)

In the above equation, ESR is used in place of the impedance of output capacitor. The reason is, the impedance of output capacitor for switching frequency is close to R_C in many cases. However with ceramic capacitor, real impedance is used instead of R_C .

Ex) V_{IN} (max)=24V, V_{OUT} =12V, V_{rip} =100mV, R_{C} =9m Ω , f_{OSC} =100kHz

$$L \min = \frac{24V - 12V}{100k \times 24V} \times \frac{12V \times 9m}{20mV}$$
 (20)

In the actual part selection, ripple voltage is defined first, then capacitor and inductor are selected. Take the maximum value and minimum value of input voltage, output voltage and load variation into consideration. Also, the ripple current of inductor is used as basis for output inductor selection in many cases. Ripple current is obtained by the equation (21).

$$Irip = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times L} \times D \quad [A]$$
 (21)

D represents duty cycle defined by V_{OUT}/V_{IN}.

The important term is the ripple current represented as Irip/I_{OUT}. As long as the ripple element is less than 50%, it should not be a problem. If the ripple element is higher, inductor loss becomes significant.

$$Irip = \frac{24V - 12V}{100k \times 45\mu} \times 0.5$$
= 1.3 [A]

10) Power consumption of high side MOSFET

The power consumption in the external high side MOSFET is represented by conduction loss and switching loss. The conduction loss of MOSFET is obtained by the following equation (23).

$$Psat = IO^{2} \times RDS(ON) \times D \quad [W]$$
 (23)

Since RDS(ON) is affected by temperature, it is advisable to confirm the actual FET temperature and data sheet.

The switching loss of high side MOSFET is obtained by the following equation (24).

$$Psw = V_{IN} \times I_O \times t_{SW} \times f_{SW} \quad [W]$$
 (24)

IO: DC output current

tsw: Rise time of switching waveform

fsw: Switching frequency

LV5768M

The junction temperature of high side MOSFET is obtained by the following equation (25).

$$Tj = Ta + (Psat + Psw) \times \theta ja \quad [W]$$
 (25)

θja: Package heat resistor

Tj should not exceed the Tjmax as stated in the data sheet.

11) Power consumption of low side MOSFET

The power consumption in low side MOSFET consists of conduction loss from R_{DS} (ON) as well as from body diode and reverse recovery loss. The conduction loss due to R_{DS} (ON) is obtainable by the equation (23) which is represented in the equation (26).

$$Psat = IO^{2} \times RDS(ON) \times (1-D) [W]$$
(26)

The conduction loss from body diode occurs when the body diode is conducted forwardly between high side off and low side off zone, which is represented in the equation (27).

$$Pdf = 2 \times I_O \times Vf \times tdelay \times f_{SW} [W]$$
 (27)

Vf: Forward voltage of body diode

tdelay: Delay time immediately before surge of SW node

The total power consumption of low side MOSFET is obtained by the equation (28).

$$Pls = Psat + Pdf [W]$$
 (28)

12) Power consumption of LV5768M

The total power consumption of LV5768M is represented in the equation (29) given that the same MOSFET is selected for high side and low side.

$$Pd_ic = (2 \times Qg \times f_{SW} + I_{CCA}) \times V_{IN} [W]$$
 (29)

ICCA: IC consumption current when switching is stopped.

LV5768M

Caution for pattern layout

C1: input capacitor

When the IC performs switching, ripple current flows into the input capacitor of DC-DC converter. The capacitor of input should be connected adjacent to the power IC and minimize the inductance from pattern layout. C1 should be connected adjacently to V_{IN} pin of the IC and Q1 (high side FET- drain). If implementation to IC side is not feasible, insert adjacently to Q1.

C7 (bypass capacitor connected to V_{IN} pin of the IC) should be connected adjacently to V_{IN} pin and GND pin. In rare cases, intensive ringing may occur in the V_{IN} pin by connecting bypass capacitor. The recommendation value is 1000pF.

Q1, Q2 (D1): external FET

Both high and low sides are driven by Nch-MOSFET. In Q1, a transition of SW node takes place between V_{IN} and GND by turn on and off, where high frequency noise occurs. The noise affects the surrounding pattern layouts and parts. The high/ low side gate and SW node should be laid out as fat and short as possible without connecting all the way to HDRV, LDRV and SW pins of the IC. HDRV, LDRV and SW pins should be shielded with GND to prevent influence from noise.

When high side FET is turned on, current path is as follows: $V_{IN} + (C1)$ --> inductor (L) --> V_{OUT} (load) --> PGND --> GND. When low side FET is turned on, current path is as follows: inductor (L) --> V_{OUT} (load) --> PGND. By minimizing the area of current path and keeping the pattern layout fat and short, noise is eliminated and error operation is prevented. Hence, Q1, Q2, D1, C1 and C9 should be implemented nearby.

R5,C6: ILIM (overcurrent limiter set pin)

ILIM pin detects overcurrent which is used as set point where current limit comparator in the IC starts operation. The overcurrent limiter is adjustable by the resistor between ILIM pin and VIN pin. When the voltage of SW pin becomes lower than that of ILIM pin, current limit comparator functions and turns off the high side MOSFET. This operation is reset at every PWM pulse.

To filter unwanted noise, C6 should be connected in parallel to the set resistor (the recommendation is 1000pF). R5 and C6 should be implemented adjacently to the V_{IN} side of the IC. If they are apart from the V_{IN} side, detection precision for overcurrent point may be deteriorated.

Small signal system: part for FB, COMP, EN, CBOOT, VDD and SS pins.

The parts should be implemented adjacently to the IC and be connected as short as possible. Also the GND of the parts should have common GND pattern as the IC. FB pattern layout should not be under nor nearby the inductor or SW node. This must be complied to avoid error operation.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2011. Specifications and information herein are subject to change without notice.