SANYO **SANYO Semiconductors**

DATA SHEET

Bi-CMOS LSI

LV8743V —— PWM Constant-Current Control Stepping Motor Driver and Switching Regulator Controller

Overview

The LV8743V is a PWM constant-current control stepping motor driver and switching regulator controller IC.

Features

- Provides a single PWM constant-current control stepping motor driver circuit
- Two switching regulator controller circuits
- Can control stepping motors with up to W1-2 phase commutation
- Built-in high-precision reference voltage circuit
- Timer/latch type short circuit protection circuit
- Built-in high and low side regenerative diodes
- Thermal shutdown circuit

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_M max		40	V
	V_{CC} max		6	V
Output voltage	V_O max		40	V
Driver output peak current	MDI_O peak	tw ≤ 10ms, duty 20%	800	mA
Driver output continuous current	MDI_O max		500	mA
Regulator output current	SWI_O max		120	mA
Allowable power dissipation	Pd max1	Independent IC	0.5	W
	Pd max2	Mounted on a circuit board.*	2.8	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

* Specified circuit board : 90×90×1.7mm³ : 2-layer glass epoxy printed circuit board

LV8743V

Recommended Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V_M		10 to 35	V
	V_{CC}		4.5 to 5.5	V
Logic input voltage	V_{IN}		0 to V_{CC}+0.3	V
VREF1 input voltage	VREF1		0 to 3	V
Regulator output voltage	V_O		10 to V_M	V
Regulator output current	I_O		0 to 100	mA
Error amplifier input voltage	VOA		0 to 3	V
Timing capacitor	CT		100 to 15000	pF
Timing resistor	RT		5 to 50	kΩ
Triangle wave frequency	F_{OSC}		10 to 800	kHz

Electrical Characteristics at Ta = 25°C, V_M = 24V, V_{CC} = 5V, VREF1 = 1.5V

Parameter	Symbol	Conditions	Ratings min	Ratings typ	Ratings max	Unit
Overall Characteristics						
V_M current consumption	I_M	PS = High, no load		2.5	3.5	mA
V_{CC} current consumption	I_{CC}	PS = High, no load		3.5	4.5	mA
V_{CC} low-voltage cutoff voltage	VthV_{CC}		3.2	3.5	3.8	V
Low-voltage cutoff hysteresis	VthHIS		60	110	160	mV
Thermal shutdown temperature	TSD	Design guarantee		180		°C
Thermal shutdown hysteresis	ΔTSD	Design guarantee		40		°C
Motor Drivers [Charge pump block]						
Step-up voltage	VGH	V_M = 24V, V_{CC} = 5V	28.3	28.8	29.3	V
Rise time	tONG	VGH = 10μF		50	100	ms
Oscillator frequency	Fchop		90	120	150	kHz
[Output block]						
Output on resistance	Ron1	I_O = 300mA, sink side		1.1	1.4	Ω
	Ron2	I_O = -300mA, source side		1.5	1.8	Ω
Output leakage current	$I_O$leak	V_O = 35V			50	μA
Diode forward voltage	VD	ID = -300mA		1.0	1.3	V
[Logic input block]						
Logic pin input current	I_{IN}L	V_{IN} = 0.8V	3	8	15	μA
	I_{IN}H	V_{IN} = 5V	30	50	70	μA
Logic high-level input voltage	V_{IN}H		2.0			V
Logic low-level input voltage	V_{IN}L				0.8	V
[Current control block]						
VREF input current	IREF1	VREF1 = 1.5V	-0.5			μA
CR pin current	ICR	CR = 1.0V	-1.6	-1.25	-0.9	mA
MD pin voltage	VMD	MD = open	3.21	3.38	3.55	V
Current setting comparator threshold voltage	VHH	VREF1 = 1.5V, I_O = H, I1 = H	0.291	0.300	0.309	V
	VLH	VREF1 = 1.5V, I_O = L, I1 = H	0.191	0.200	0.209	V
	VHL	VREF1 = 1.5V, I_O = H, I1 = L	0.093	0.100	0.107	V
Switching Regulator Controller [Reference voltage block]						
Output voltage	VREGS	Iregs = -1mA	2.475	2.500	2.525	V
Input stability	VDLI	VM = 10 to 35V			10	mV
Load stability	VDLO	Iregs = 0 to -3mA			10	mV
[Triangle wave oscillator block]						
Oscillator frequency	FOSC	RT = 10kΩ, CT = 200pF	360	400	440	kHz
Frequency stability	FDV	VM = 10 to 35V		1	5	%
Current setting pin voltage	VRT	RT = 10kΩ	0.89	0.96	1.03	V

LV8743V

Parameter	Symbol	Conditions	Ratings min	Ratings typ	Ratings max	Unit
[Protection circuit block]						
Comparator threshold voltage	VthFB	FB3, FB4	1.38	1.53	1.68	V
Standby voltage	VstSCP	ISCP = 40μA			100	mV
Source current	ISCP	VSCP = 0V	1.5	2.4	3.3	μA
Threshold voltage	VthSCP		1.55	1.7	1.85	V
Latch voltage	VltSCP	ISCP = 40μA			100	mV
[Soft start circuit block]						
Source current	ISOFT	VSOFT = 0V	1.15	1.45	1.75	μA
Latch voltage	VltSOFT	ISOFT = 40μA			100	mV
[Low input voltage malfunction prevention circuit]						
Threshold voltage	VUT		8.4	8.8	9.2	V
Hysteresis voltage	VHIS		240	340	440	mV
[Error amplifier block]						
Input offset voltage	Vio				6	mV
Input offset current	Iio				30	nA
Input bias current	Iib				100	nA
Open-loop gain	AV			85		dB
Common-mode input voltage range	VCM	VM = 10 to 35V			3.0	V
Common-mode rejection ratio	CMRR			80		dB
Maximum output voltage	VOH		4.5	5.0		V
Minimum output voltage	VOL			0.2	0.5	V
Output sink current	Isi	FB = 2.5V	300	600	1000	μA
Output source current	Iso	FB = 2.5V	45	75	105	μA
[PWM comparator block]						
Input threshold voltage (Fosc = 10kHz)	VT100	Duty cycle = 100%	0.90	0.96	1.02	V
	VT0	Duty cycle = 0%	0.45	0.48	0.51	V
Input bias current	IBDT	DT = 0.4V			1	μA
Maximum duty cycle	Don	With the VREGS voltage divided by 17kΩ and 8kΩ resistors	57	67	77	%
[Output block]						
Output on resistance	Ron	I_O = 75mA		7	10	Ω
Leakage current	ILEAK	V_O = 35V			5	μA

Package Dimensions

unit : mm (typ)

3333

SANYO : SSOP44K(275mil)

Pd max − Ta

Allowable power dissipation, Pd max − W (vertical axis)

Ambient temperature, Ta − °C (horizontal axis)

*1 With components mounted on the exposed die-pad board
*2 With no components mounted on the exposed die-pad board

Two-layer circuit board 1 *1 — 2.8

Two-layer circuit board 2 *2 — 2

Independent IC — 0.5

1.46
1.04
0.26

Substrate Specifications (Substrate recommended for operation of LV8743V)

Size : 90mm × 90mm × 1.7mm (2-layer substrate [2S0P])
Material : Glass epoxy
Copper wiring density : L1 = 80% / L2 = 90%

L1 : Copper wiring pattern diagram

L2 : Copper wiring pattern diagram

Cautions

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 95% or more of the Exposed Die-Pad is wet.

2) For the set design, employ the derating design with sufficient margin.
Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below :
(1)Maximum value 80% or less for the voltage rating
(2)Maximum value 80% or less for the current rating
(3)Maximum value 80% or less for the temperature rating

3) After the set design, be sure to verify the design with the actual product.
Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

Pin Assignment

CR2	1	44 GND
PHA2	2	43 OUT4
I12	3	42 OUT3
IO2	4	41 VMSW
PS	5	40 INV4
PGND1	6	39 FB4
GND	7	38 DT4
OUT2B	8	37 NON4
RNF2	9	36 INV3
OUT2A	10	35 FB3
VMM	11	34 DT3
OUT1B	12	33 NON3
RNF1	13	32 SOFT
OUT1A	14	31 SCP
PGND2	15	30 CREG
VG	16	29 RT
VM	17	28 CT
CP2	18	27 VREGS
CP1	19	26 MD
V_{CC}	20	25 PHA1
VREF1	21	24 I11
CR1	22	23 IO1

LV8743V

Top view

PCA01177

Block Diagram

LV8743V

Pin Functions

| Pin No.	Pin	Description
11	VMM	Driver output system power supply
14	OUT1A	Driver channel 1 OUTA output pin
12	OUT1B	Driver channel 1 OUTB output pin
13	RNF1	Driver channel 1 current sensing resistor connection
10	OUT2A	Driver channel 2 OUTA output pin
8	OUT2B	Driver channel 2 OUTB output pin
9	RNF2	Driver channel 2 current sensing resistor connection
6	PGND1	Driver output system ground
21	VREF1	Driver output current setting reference voltage input
23	I01	Driver channel 1 output current setting input
24	I11	
25	PHA1	Driver channel 1 output phase switching input
22	CR1	Driver channel 1 off time setting RC circuit connection
4	I02	Driver channel 2 output current setting input
3	I12	
2	PHA2	Driver channel 2 output phase switching input
1	CR2	Driver channel 2 off time setting RC circuit connection
26	MD	Driver system mixed decay setting
5	PS	Driver system enable input
20	V_{CC}	Control system power supply
44	GND	Ground
41	VMSW	Switching regulator control system power supply
27	VREGS	Regulator system reference voltage output
33	NON3	Regulator system error amplifier 3 noninverting input
36	INV3	Regulator system error amplifier 3 inverting input
35	FB3	Regulator system error amplifier 3 output
34	DT3	Regulator system output 3 maximum duty setting
42	OUT3	Output 3
37	NON4	Regulator system error amplifier 4 noninverting input
40	INV4	Regulator system error amplifier 4 inverting input
39	FB4	Regulator system error amplifier 4 output
38	DT4	Regulator system output 4 maximum duty setting
43	OUT4	Output 4
28	CT	Regulator system external timing capacitor connection
29	RT	Regulator system external timing resistor connection
32	SOFT	Soft startup setting
31	SCP	Regulator system timer/latch setting
17	VM	Power supply
15	PGND2	Power system ground
16	VG	Charge pump capacitor connection
19	CP1	Charge pump capacitor connection
18	CP2	Charge pump capacitor connection
30	CREG	Internal power supply stabilization capacitor connection
7	GND	Ground

LV8743V

Equivalent Circuits

Pin No.	Pin	Equivalent Circuit
23 24 25 5 4 3 2	I01 II1 PHA1 PS I02 I12 PHA2	
8 9 10 11 12 13 14	OUT2B RNF2 OUT2A VMM OUT1B RNF1 OUT1A	
19 16 17 18	CP1 VG VM CP2	

LV8743V

Pin No.	Pin	Equivalent Circuit
21	VREF1	
22 1	CR1 CR2	
26	MD	

Continued from preceding page.

Pin No.	Pin	Equivalent Circuit
41 30	VMSW CREG	
27	VREGS	
33 36 35 37 40 39	NON3 INV3 FB3 NON4 INV4 FB4	

Continued from preceding page.

Pin No.	Pin	Equivalent Circuit
34 38	DT3 DT4	
29 28	RT CT	
42 43	OUT3 OUT4	

Continued from preceding page.

Pin No.	Pin	Equivalent Circuit
32	SOFT	
31	SCP	

Stepping Motor Driver

(1) STM output control logic

Parallel input		Output		Current direction
PS	PHA	OUTA	OUTB	
Low	*	Off	Off	Standby
High	Low	Low	High	OUTB→OUTA
High	High	High	Low	OUTA→OUTB

(2) STM constant-current settings

I0	I1	Output current
High	High	$(VREF1/5)/RNF = I_O$ (100%)
Low	High	$((VREF1/5)/RNF) \times 2/3 = I_O$ (100%) $\times 2/3$
High	Low	$((VREF1/5)/RNF) \times 1/3 = I_O$ (100%) $\times 1/3$
Low	Low	0

The STM driver constant-current control settings consist of the VREF1 voltage setting, the I0 and I1 current settings, and the resistor (RNF) connected between RNF and ground. The current is set according to the following equation.

$$Iconst [A] = ((VREF1 [V] /5) /RNF [\Omega]) \times \text{attenuation ratio}$$

Here VREF1 = 1.5V, I0 = I1 = high, and RNF = 1Ω. Iconst can be determined from the following equation.

$$Iconst = 1.5V/5/1\Omega \times 1 = 0.3A$$

(3) Procedure for setting the CR pin constants (the off period and noise canceller time settings)

The following are set by connecting a capacitor and resistor to the CR pin.
- (a) The switching off time (Toff) in constant-current control mode
- (b) The noise cancellation time (Tn) used to prevent malfunctions due to spike noise when switching from decay to charge mode.

   Use the following equations to determine the values for the capacitor and resistor.

(a) Switching off time (Toff)

   $Toff \approx -C \times R \times ln (1.5/4.8)$ [sec]

(b) Noise cancellation time (Tn)

   $Tn \approx C \times R \times ln \{(1.5 - RI)/(4.0 - RI)\}$ [sec]

   I : The CR pin charge current (1.25mA, typical)

(4) Constant-current control timing chart

When the MD pin is in the open state, the LV8743V's stepping motor constant-current control attenuates the current in fast decay mode for 30% of the off time determined by the CR pin RC circuit, and in slow decay mode for 70% of that time.

This mixed decay ratio can be adjusted to an appropriate value by applying an appropriate voltage to the MD pin from an external circuit. If the MD pin is shorted to V_{CC}, operation is locked in slow decay mode for this period, and if it is shorted to ground, operation is locked in fast decay mode.

(5) Output current vector locus (one step is normalized to 90 degrees)

(6) Current waveforms in the various commutation modes
2-phase commutation (Channels 1 and 2, CW mode)

1-2 phase commutation (Channels 1 and 2, CW mode)

W1-2 phase commutation (Channels 1 and 2, CW mode)

Switching Regulator Controller

(1) Regulator block diagram

(2) Timing chart

(3) SOFT pin constant setting (Soft start setting)

The switching regulator's soft start operation is set by the value of the capacitor connected between the SOFT pin and ground.
Use the following equation to determine the value of this capacitor.

Soft start time : Tsoft $Tsoft \approx C \times V/I$ [sec]
    V : Error amplifier noninverting input voltage (NON3/NON4)
    I : SOFT pin charge current 1.45μA, typical

(4). SCP pin constant setting (Timer/latch setting)

The time until the output is turned off when the regulator output is shorted is set with the value of the capacitor connected between the SCP pin and ground.
Use the following equation to determine the value of this capacitor.

Timer/latch operating time : Tscp $Tscp \approx C \times V/I$ [sec]
    V : Threshold voltage (1.7V, typical)
    I : SCP pin charge current (2.4μA, typical)

(5) RT pin constant setting (Capacitor charge/discharge current setting)

The charge/discharge current for the capacitor connected to the CT pin used to generate the triangle wave is set with the value of the resistor connected between the RT pin and ground.
Use the following equation to determine the value of this resistor.

Charge/discharge current : Irt $Irt \approx V/R$ [A]
    V : The R pin voltage (0.96V, typical)

(6) CT pin constant setting (Triangle wave oscillator frequency setting)

The triangle wave oscillator frequency can be set with the value of the capacitor connected between the CT pin and ground. (Note that this setting operates in conjunction with the RT pin charge/discharge current setting.)
Use the following equation to determine the value of this capacitor.

Triangle wave oscillator frequency : Fosc $Fosc \approx 1/\{2 \times C \times V/I\}$ [Hz]
    V : Triangle wave amplitude (0.48V, typical when Fosc = 10kHz)
    * : Note that the amplitude increases with the frequency.
    I : Capacitor charge/discharge current
       (See item (5), RT pin constant setting.)

Application Circuit

This catalog provides information as of February, 2007. Specifications and information herein are subject to change without notice.