



Lyontek Inc.

LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issued	May.26.2008
Rev. 1.1	Revised <u>PACKAGE OUTLINE DIMENSION</u>	Aug.26.2009
Rev. 1.2	Revised V_{TERM} to V_{T1} and V_{T2} Revised Test Condition of $I_{\text{CC}}/I_{\text{SB1}}/I_{\text{DR}}$ Revised <u>FEATURES & ORDERING INFORMATION</u> <u>Lead free and green package available</u> to <u>Green package available</u> Deleted T_{SOLDER} in <u>ABSOLUTE MAXIMUM RATINGS</u> Added packing type in <u>ORDERING INFORMATION</u>	Aug.27.2009



LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

FEATURES

- Fast access time : 10/12/15/20/25ns
- **Very low power consumption:**
Operating current(Normal version):
200/180/150/110/90mA(TYP.)
Operating current(15/20/25ns LL version):
45/40/35mA(TYP.)
- Standby current(Normal version):
0.5mA(TYP.)
Standby current(15/20/25ns LL version):
20µA(TYP.)
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
- Data retention voltage : 2.0V (MIN.)
- **Green package available**
- Package : 44-pin 400 mil TSOP-II

GENERAL DESCRIPTION

The LY61L12816 is a 2,087,152-bit low power CMOS static random access memory organized as 131,072 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L12816 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY61L12816 operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation	
				Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)
LY61L12816	0 ~ 70°C	3.15 ~ 3.6V	10/12ns	0.5mA	200/180mA
LY61L12816	0 ~ 70°C	3.0 ~ 3.6V	15/20/25ns	0.5mA	150/110/90mA
LY61L12816(LL)	0 ~ 70°C	3.0 ~ 3.6V	15/20/25ns	20µA(LL)	45/40/35mA(LL)




LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground




LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION



TSOP II

www.DataSheet4U.com

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	T _A	0 to 70(C grade)	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.



LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

TRUTH TABLE

MODE	CE#	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY CURRENT
						DQ0-DQ7	DQ8-DQ15	
Standby	H	X	X	X	X	High - Z	High - Z	ISB1
Output Disable	L	H	H	X	X	High - Z	High - Z	Icc
	L	X	X	H	H	High - Z	High - Z	
Read	L	L	H	L	H	D _{OUT}	High - Z	Icc
	L	L	H	H	L	High - Z	D _{OUT}	
	L	L	H	L	L	D _{OUT}	D _{OUT}	
Write	L	X	L	L	H	D _{IN}	High - Z	Icc
	L	X	L	H	L	High - Z	D _{IN}	
	L	X	L	L	L	D _{IN}	D _{IN}	

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ⁴	MAX.	UNIT	
Supply Voltage	V _{CC}		-10/12	3.15	3.3	3.6	V
			-15/20/25	3.0	3.3	3.6	V
Input High Voltage	V _{IH} ¹		2.2	-	V _{CC} +0.3	V	
Input Low Voltage	V _{IL} ²		-0.3	-	0.6	V	
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	-1	-	1	μA	
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	-1	-	1	μA	
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	V	
Output Low Voltage	V _{OL}	I _{OL} = 8mA	-	-	0.4	V	
Average Operating Power supply Current	I _{CC}	Cycle time = Min. CE# = V _{IL} , I _{I/O} = 0mA Others at V _{IL} or V _{IH}	10	-	200	250	mA
			12	-	180	220	mA
			15	-	150	200	mA
			20	-	110	150	mA
			25	-	90	115	mA
			15LL	-	45	60	mA
			20LL	-	40	50	mA
			25LL	-	35	45	mA
Standby Power Supply Current	ISB1	CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} - 0.2V	Normal	-	0.5	5* ⁵	mA
			15/20/25LL	-	10	50* ⁶	μA

Notes:

- V_{IH}(max) = V_{CC} + 3.0V for pulse width less than 10ns.
- V_{IL}(min) = V_{SS} - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.
Typical values are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C
- 1mA for special request
- 20μA for special request



LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	C _{I/O}	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF + 1TTL, I _{OH} /I _{OL} = -8mA/16mA

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	LY61L12816 -10		LY61L12816 -12		LY61L12816 -15		LY61L12816 -20		LY61L12816 -25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	10	-	12	-	15	-	20	-	25	-	ns
Address Access Time	t _{AA}	-	10	-	12	-	15	-	20	-	25	ns
Chip Enable Access Time	t _{ACE}	-	10	-	12	-	15	-	20	-	25	ns
Output Enable Access Time	t _{OE}	-	5	-	6	-	7	-	8	-	9	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	2	-	3	-	4	-	4	-	4	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	0	-	0	-	0	-	0	-	0	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	5	-	6	-	7	-	8	-	9	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	5	-	6	-	7	-	8	-	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	3	-	ns
LB#, UB# Access Time	t _{BA}	-	5	-	6	-	7	-	8	-	9	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	5	-	6	-	7	-	8	-	9	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	2	-	3	-	4	-	4	-	4	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY61L12816 -10		LY61L12816 -12		LY61L12816 -15		LY61L12816 -20		LY61L12816 -25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	10	-	12	-	15	-	20	-	25	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	12	-	16	-	20	-	ns
Chip Enable to End of Write	t _{CW}	8	-	10	-	12	-	16	-	20	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t _{WP}	8	-	9	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	9	-	10	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t _{OW} *	2	-	3	-	4	-	5	-	6	-	ns
Write to Output in High-Z	t _{WHZ} *	-	6	-	7	-	8	-	9	-	10	ns
LB#, UB# Valid to End of Write	t _{BW}	8	-	10	-	12	-	16	-	20	-	ns

*These parameters are guaranteed by device characterization, but not production tested.


LY61L12816

Rev. 1.2


128K X 16 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .




LY61L12816


Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)






LY61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

Rev. 1.2

WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes :

1. WE#, CE#, LB#, UB# must be high during all address transitions.
2. A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
3. During a WE# controlled write cycle with OE# low, tWP must be greater than tWHZ + tDW to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6. tDW and tWHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.

www.DataSheet4U.com




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
VCC for Data Retention	V _{DR}	CE# ≥ V _{CC} - 0.2V	2.0	-	3.6	V	
Data Retention Current	I _{DR}	V _{CC} = 2.0V CE# ≥ V _{CC} - 0.2V	Normal	-	0.3	1	mA
		Others at 0.2V or V _{CC} - 0.2V		15/20/25(LL)	-	5	30
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns	
Recovery Time	t _R		t _{RC} *	-	-	ns	

t_{RC}* = Read Cycle Time





DATA RETENTION WAVEFORM





PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP-II Package Outline Dimension



SYMBOLS	DIMENSIONS IN MILLMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
c	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
e	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
y	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°

www.DataSheet4U.com




LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

LY61L12816 U V - WW XX Y Z





LY61L12816

Rev. 1.2

128K X 16 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.