

LYT4221-4228/4321-4328 LYTSwitch™-4 High Power LED Driver IC Family

Single-Stage Accurate Primary-Side Constant Current (CC) Controller with PFC for High-Line Applications with TRIAC Dimming and Non-DimMING Options

Product Highlights

- Better than $\pm 5\%$ CC regulation
- TRIAC dimmable to less than 5% output
- Fast start-up
 - < 250 ms at full brightness
 - < 1 s at 10% brightness
- High power factor > 0.9
- Easily meets EN61000-3-2
 - Less than 10% THD in optimized designs
- Up to 92% efficient
- 132 kHz switching frequency for small magnetics

High Performance, Combined Driver, Controller, Switch

The LYTSwitch-4 family enables off-line LED drivers with high power factor which easily meet international requirements for THD and harmonics. Output current is tightly regulated with better than $\pm 5\%$ CC tolerance¹. Efficiency of up to 92% is easily achieved in typical applications.

Supports a Wide Selection of TRIAC Dimmers

The LYTSwitch-4 family provides excellent turn-on characteristics for leading-edge and trailing-edge TRIAC dimming applications. This results in drivers with a wide dimming range and fast start-up, even when turning on from a low conduction angle – large dimming ratio and low “pop-on” current.

Low Solution Cost and Long Lifetime

LYTSwitch-4 ICs are highly integrated and employ a primary-side control technique that eliminates the optoisolator and reduces component count. This allows the use of low-cost single-sided printed circuit boards. Combining PFC and CC functions into a single-stage also helps reduce cost and increase efficiency. The 132 kHz switching frequency permits the use of small, low-cost magnetics.

LED drivers using the LYTSwitch-4 family do not use primary-side aluminum electrolytic bulk capacitors. This means greatly extended driver lifetime, especially in bulb and other high temperature applications.



Figure 2. Package Options.




Figure 1. Typical Schematic.

Optimized for Different Applications and Power Levels

| Part Number | Input Voltage Range | TRIAC Dimmable |
|-----------------|---------------------|----------------|
| LYT4221-LYT4228 | 160-308 VAC | No |
| LYT4321-LYT4328 | 160-308 VAC | Yes |

Output Power Table^{1,2}

| Product ⁶ | Minimum Output Power ³ | Maximum Output Power ⁴ |
|-----------------------|-----------------------------------|-----------------------------------|
| LYT4x21E ⁵ | 6 W | 12 W |
| LYT4x22E | 6 W | 15 W |
| LYT4x23E | 8 W | 18 W |
| LYT4x24E | 9 W | 22 W |
| LYT4x25E | 11 W | 25 W |
| LYT4x26E | 14 W | 35 W |
| LYT4x27E | 19 W | 50 W |
| LYT4x28E | 33 W | 78 W |

Table 1. Output Power Table.

Notes:

1. Performance for typical design. See Application Note.
2. Continuous power in an open frame design with adequate heat sinking; device local ambient of 70 °C. Power level calculated assuming a typical LED string voltage and efficiency $> 80\%$.
3. Minimum output power requires $C_{BP} = 47 \mu\text{F}$.
4. Maximum output power requires $C_{BP} = 4.7 \mu\text{F}$.
5. LYT4321 $C_{BP} = 47 \mu\text{F}$, LYT4221 $C_{BP} = 4.7 \mu\text{F}$.
6. Package: eSIP-7C (see Figure 2).

| Topology | Isolation | Efficiency | Cost | THD | Output Voltage |
|------------------|-----------|------------|--------|------|----------------|
| Isolated Flyback | Yes | 88% | High | Best | Any |
| Buck | No | 92% | Low | Good | Limited |
| Tapped Buck | No | 89% | Middle | Best | Any |
| Buck-Boost | No | 90% | Low | Best | High-Voltage |

Table 2. Performance of Different Topologies in a Typical Non-Dimmable 10 W High-Line Design.





| Typical Circuit Schematic | Key Features |
|---|---|
|  <p>PI-6800-050913</p> | <p>Flyback</p> <p>Benefits</p> <ul style="list-style-type: none"> Provides isolated output Supports widest range of output voltages Very good THD performance <p>Limitations</p> <ul style="list-style-type: none"> Flyback transformer <ul style="list-style-type: none"> Overall efficiency reduced by parasitic capacitance and inductance in the transformer Larger PCB area to meet isolation requirements Requires additional components (primary clamp and bias) Higher RMS switch and winding currents increases losses and lowers efficiency |
|  <p>PI-6841-111813</p> | <p>Buck</p> <p>Benefits</p> <ul style="list-style-type: none"> Highest efficiency Lowest component count – small size Simple low-cost power inductor Low drain source voltage stress Best EMI/lowest component count for filter <p>Limitations</p> <ul style="list-style-type: none"> Single input line voltage range <ul style="list-style-type: none"> Output voltage $< 0.6 \times V_{IN(AC)} \times 1.41$ Output voltage for low THD designs Non-isolated |
|  <p>PI-6842-111813</p> | <p>Tapped Buck</p> <p>Benefits</p> <ul style="list-style-type: none"> Ideal for low output voltage designs (<20 V) High efficiency Low component count Simple low-cost tapped inductor <p>Limitations</p> <ul style="list-style-type: none"> Designs best suited for single input line voltage Requires additional components (primary clamp) Non-isolated |
|  <p>PI-6859-111813</p> | <p>Buck-Boost</p> <p>Benefits</p> <ul style="list-style-type: none"> Ideal for non-isolated high output voltage designs High efficiency Low component count Simple common low-cost power inductor can be used Lowest THD <p>Limitations</p> <ul style="list-style-type: none"> Maximum V_{OUT} is limited by MOSFET breakdown voltage Single input line voltage range Non-isolated |

Figure 3a. Typical Isolated Flyback Schematic.

Figure 3b. Typical Buck Schematic.

Figure 3c. Typical Tapped Buck Schematic.

Figure 3d. Typical Buck-Boost Schematic.




Figure 4. Functional Block Diagram.

Pin Functional Description

DRAIN (D) Pin:

This pin is the power FET drain connection. It also provides internal operating current for both start-up and steady-state operation.

SOURCE (S) Pin:

This pin is the power FET source connection. It is also the ground reference for the BYPASS, FEEDBACK, REFERENCE and VOLTAGE MONITOR pins.

BYPASS (BP) Pin:

This is the connection point for an external bypass capacitor for the internally generated 5.9 V supply. This pin also provides output power selection through choice of the BYPASS pin capacitor value.

FEEDBACK (FB) Pin:

The FEEDBACK pin is used for output voltage feedback. The current into the FEEDBACK pin is directly proportional to the output voltage. The FEEDBACK pin also includes circuitry to protect against open load and overload output conditions.

REFERENCE (R) Pin:

This pin is connected to an external precision resistor and is configured to use only 24.9 kΩ for non-dimming and dimming.

VOLTAGE MONITOR (V) Pin:

This pin interfaces with an external input line peak detector, consisting of a rectifier, filter capacitor and resistors. The applied current is used to control stop logic for overvoltage (OV), provide feed-forward to control the output current and the remote ON/OFF function.




Figure 5. Pin Configuration.

Functional Description

A LYTSwitch-4 device monolithically combines a controller and high-voltage power FET into one package. The controller provides both high power factor and constant current output in a single-stage. The LYTSwitch-4 controller consists of an oscillator, feedback (sense and logic) circuit, 5.9 V regulator, hysteretic over-temperature protection, frequency jittering, cycle-by-cycle current limit, auto-restart, inductance correction, power factor and constant current control.

FEEDBACK Pin Current Control Characteristics

The figure shown below illustrates the operating boundaries of the FEEDBACK pin current. Above $I_{FB(SKIP)}$ switching is disabled and below $I_{FB(AR)}$ the device enters into auto-restart.




Figure 6. FEEDBACK Pin Current Characteristic.

The FEEDBACK pin current is also used to clamp the maximum duty cycle to limit the available output power for overload and open-loop conditions. This duty cycle reduction characteristic also promotes a monotonic output current start-up characteristic and helps preventing over-shoot.

REFERENCE Pin

The REFERENCE pin is tied to ground (SOURCE) via an external resistor. The value selected sets the internal references and it should be $24.9 \text{ k}\Omega \pm 1\%$. One percent resistors are recommended as the resistor tolerance directly affects the output tolerance. Other resistor values should not be used.

BYPASS Pin Capacitor Power Gain Selection

LYTSwitch-4 devices have the capability to tailor the internal gain to either full or a reduced output power setting. This allows selection of a larger device to minimize dissipation for both thermal and efficiency reasons. The power gain is selected with the value of the BYPASS pin capacitor. The full power setting is selected with a $4.7 \mu\text{F}$ capacitor and the reduced power setting (for higher efficiency) is selected with a $47 \mu\text{F}$ capacitor. The BYPASS pin capacitor sets both the internal power gain as well as the over-current protection (OCP) threshold. Unlike the larger devices, the LYT4x21 power gain is not programmable. Use a $47 \mu\text{F}$ capacitor for the LYT4x21.

Switching Frequency

The switching frequency is 132 kHz during normal operation. To further reduce the EMI level, the switching frequency is jittered (frequency modulated) by approximately 5.4 kHz. During start-up the frequency is 66 kHz to reduce start-up time when the AC input is phase angle dimmed. Jitter is disabled in deep dimming.

Soft-Start

The controller includes a soft-start timing feature which inhibits the auto-restart protection for the soft-start period (t_{SOFT}) to distinguish start-up into a fault (short-circuit) from a large output capacitor. At start-up the LYTSwitch-4 clamps the maximum duty cycle to reduce the output power. The total soft-start period is t_{SOFT} .

Remote ON/OFF and EcoSmart™

The VOLTAGE MONITOR pin has a 1 V threshold comparator connected at its input. This voltage threshold is used for remote ON/OFF control. When a signal is received at the VOLTAGE MONITOR pin to disable the output (VOLTAGE MONITOR pin tied to ground through an optocoupler photo-transistor) the LYTSwitch-4 will complete its current switching cycle before the internal power FET is forced off.

The remote ON/OFF feature can also be used as an eco-mode or power switch to turn off the LYTSwitch-4 and keep it in a very low power consumption state for indefinite long periods. When the LYTSwitch-4 is remotely turned on after entering this mode, it will initiate a normal start-up sequence with soft-start the next time the BYPASS pin reaches 5.9 V. In the worst case, the delay from remote on to start-up can be equal to the full discharge/charge cycle time of the BYPASS pin. This reduced consumption remote off mode can eliminate expensive and unreliable in-line mechanical switches.




Figure 7. Remote ON/OFF VOLTAGE MONITOR Pin Control.

5.9 V Regulator/Shunt Voltage Clamp

The internal 5.9 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.9 V by drawing a current from the voltage on the DRAIN pin whenever the power FET is off. The BYPASS pin is the internal supply voltage node. When the power FET is on, the device operates from the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows LYTSwitch-4 to operate continuously from current it takes from the DRAIN pin. A bypass capacitor value of 47 or 4.7 μF is sufficient for both high frequency decoupling and energy storage. In addition, there is a 6.4 V shunt regulator clamping the BYPASS pin at 6.4 V when current is provided to the BYPASS pin through an external resistor. This facilitates powering of LYTSwitch-4 externally through a bias winding to increase operating efficiency. It is recommended that the BYPASS pin is supplied current from the bias winding for normal operation.

Auto-Restart

In the event of an open-loop fault (open FEEDBACK pin resistor or broken path to feedback winding), output short-circuits or an overload condition the controller enters into the auto-restart mode. The controller annunciates both short-circuit and open-loop conditions once the FEEDBACK pin current falls below the $I_{\text{FB(AR)}}$ threshold after the soft-start period. To minimize the power dissipation under this fault condition the shutdown/auto-restart circuit turns the power supply on (same as the soft-start period) and off at an auto-restart duty cycle of typically DC_{AR} for as long as the fault condition persists. If the fault is removed during the auto-restart off-time, the power supply will remain in auto-restart until the full off-time count is

completed. Special consideration must be made to appropriately size the output capacitor to ensure that after the soft-start period (t_{SOFT}) the FEEDBACK pin current is above the $I_{\text{FB(AR)}}$ threshold to ensure successful power-supply start-up. After the soft-start time period, auto-restart is activated only when the FEEDBACK pin current falls below $I_{\text{FB(AR)}}$.

Over-Current Protection

The current limit circuit senses the current in the power FET. When this current exceeds the internal threshold (I_{LIMIT}), the power FET is turned off for the remainder of that cycle. A leading edge blanking circuit inhibits the current limit comparator for a short time (t_{LEB}) after the power FET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery will not cause premature termination of the power FET conduction.

Line Overvoltage Protection

This device includes overvoltage detection to limit the maximum operating voltage detected through the VOLTAGE MONITOR pin. An external peak detector consisting of a diode and capacitor is required to provide input line peak voltage to the VOLTAGE MONITOR pin through a resistor.

The resistor sets line overvoltage (OV) shutdown threshold which, once exceeded, forces the LYTSwitch-4 to stop switching. Once the line voltage returns to normal, the device resumes normal operation. A small amount of hysteresis is provided on the OV threshold to prevent noise-generated toggling. When the power FET is off, the rectified DC high voltage surge capability is increased to the voltage rating of the power FET (725 V), due to the absence of the reflected voltage and leakage spikes on the drain.

Hysteretic Thermal Shutdown

The thermal shutdown circuitry senses the controller die temperature. The threshold is set at 142 $^{\circ}\text{C}$ typical with a 75 $^{\circ}\text{C}$ hysteresis. When the die temperature rises above this threshold (142 $^{\circ}\text{C}$) the power FET is disabled and remains disabled until the die temperature falls by 75 $^{\circ}\text{C}$, at which point the power FET is re-enabled.

Safe Operating Area (SOA) Protection

The device also features a safe operating area (SOA) protection mode which disables FET switching for 40 cycles in the event the peak switch current reaches the I_{LIMIT} threshold and the switch on-time is less than $t_{\text{ON(SOA)}}$. This protection mode protects the device under short-circuited LED conditions and at start-up during the soft-start period when auto-restart protection is inhibited. The SOA protection mode remains active in normal operation.

Application Example

20 W TRIAC Dimmable High Power Factor LED Driver Design Example (DER-396)

The circuit schematic in Figure 8 shows a TRIAC dimmable high power factor LED driver based on LYT4324E from the LYTSwitch-4 high-line family of devices. The design is configurable for non-dimmable only applications by simply changing the device to a non-dimmable LYTSwitch-4 and removing the damper and bleeder circuit. It was optimized to drive an LED string at a voltage of 36 V with a constant current of 0.550 A ideal for high Lumens PAR lamp retro-fit applications. The design operates over an input voltage range of 185 VAC to 265 VAC.

The key goals of this design were compatibility with standard leading edge TRIAC AC dimmers, very wide dimming range, high efficiency (>85%) and high power factor (>0.9). The design is fully protected from faults such as no-load (open-load), over-voltage and output short-circuit or overload conditions and over-temperature.

Circuit Description

The LYTSwitch-4 high-line device (U1-LYT4324E) integrates the power FET, controller and start-up functions into a single package reducing the component count versus typical implementations. Configured as part of an isolated continuous conduction mode flyback converter, U1 provides high power factor via its internal control algorithm together with the small input capacitance of the design. Continuous conduction mode operation results in reduced primary peak and RMS current. This both reduces EMI noise, allowing simpler, smaller EMI filtering components and improves efficiency. Output current regulation is maintained without the need for secondary-side sensing which eliminates current sense resistors and improves efficiency.

Input Stage

Fuse F1 provides protection from component failures while RV1 provides a clamp during differential line surges, keeping the peak drain voltage of U1 below the device absolute maximum rating of the internal power FET. Bridge rectifier BR1 rectifies the AC line voltage. EMI filtering is provided by L1, L2, C4, C5, R3 and R12 together with the safety rated Y class capacitor (CY1) that bridges the safety isolation barrier between primary and secondary. Resistor R3 and R12 damp any resonances formed between L1, L2, C4 and the AC line impedance. A small bulk capacitor (C5) is required to provide a low impedance path for the primary switching current. The maximum value of C4 and C5 is limited in order to maintain a power factor of greater than 0.9.

LYTSwitch-4 High-Line Primary

To provide peak line voltage information to U1 the incoming rectified AC peak charges C6 via D2. This is then fed into the VOLTAGE MONITOR pin of U1 as a current via R14 and R15. This sensed current is also used by the device to set the line input overvoltage protection threshold. Resistor R13 provides a discharge path for C6 with a time constant much longer than that of the rectified AC to minimize generation of line frequency ripple.

The VOLTAGE MONITOR pin current and the FEEDBACK pin current are used internally to control the average output LED current. For TRIAC phase-dimming or non-dimming applications the same value of resistance 24.9 kΩ is used on the REFERENCE pin resistor (R18) and 4 MΩ (R14 + R15) on the VOLTAGE MONITOR pin to provide a linear relationship between input voltage and the output current and maximizing the dimming range.




Figure 8. DER-396 Schematic of an Isolated, TRIAC Dimmable, High Power Factor, 185 – 265 VAC, 20 W / 36 V LED Driver.

Diode D3, VR4 and C7 clamp the drain voltage to a safe level due to the effects of leakage inductance. Diode D4 is necessary to prevent reverse current from flowing through U1 for the period of the rectified AC input voltage that the voltage across C5 falls to below the reflected output voltage (V_{OR}).

Diode D6, C9, C11, R21 and R22 create the primary bias supply from an auxiliary winding on the transformer. Capacitor C8 provides local decoupling for the BYPASS pin of U1 which is the supply pin for the internal controller. During start-up C8 is charged to ~6 V from an internal high-voltage current source tied to the device DRAIN pin. This allows the part to start switching at which point the operating supply current is provided from the bias supply via R19 and D5. Capacitor C8 also selects the output power mode (47 μ F for reduced power was selected to reduce dissipation in U1 and increase efficiency).

Feedback

The bias winding voltage is proportional to the output voltage (set by the turn ratio between the bias and secondary windings). This allows the output voltage to be monitored without secondary-side feedback components. Resistor R20 converts the bias voltage into a current which is fed into the FEEDBACK pin of U1. The internal engine within LYTSwitch-4 (U1) combines the FEEDBACK pin current, the VOLTAGE MONITOR pin current and drain current information to provide a constant output current over up to 1.5 : 1 output voltage variation (LED string voltage variation of $\pm 25\%$) at a fixed line input voltage.

To limit the output voltage at no-load an output overvoltage protection circuit is set by D7, C12, R24, VR2, R23, C10 and Q4. Should the output load be disconnected the bias voltage will increase until VR2 conducts, biasing Q4 to turn on via R23 and pulling down current going into the FEEDBACK pin. When the feedback current drops below 10 μ A the part enters auto-restart and the switching of the MOSFET is disabled for 600 ms, allowing time for the output and bias voltages to fall.

Output Rectification

The transformer secondary winding is rectified by D8 and filtered by C14 and C15. An ultrafast TO-220 diode was selected for efficiency and the combined value of C11 and C12 were selected to give peak-to-peak LED ripple current equal to 30% of the mean value. For designs where lower ripple is desirable the output capacitance value can be increased. A small pre-load is provided by R26 which discharges residual charge in output capacitors when turned off.

TRIAC Phase Dimming Control Compatibility

The requirement to provide output dimming with low cost, TRIAC-based, leading edge phase dimmers introduces a number of trade-offs in the design.

Due to the much lower power consumed by LED based lighting the current drawn by the overall lamp is below the holding current and/or latching of the TRIAC within the dimmer. This can cause undesirable behaviors such as limited dimming range and/or flickering as the TRIAC fires inconsistently. The relatively large impedance the LED lamp presents to the line allows significant ringing to occur due to the inrush current charging the input capacitance when the TRIAC turns on. This too can cause similar undesirable behavior as the ringing may cause the TRIAC current to fall to zero and turn off.

To overcome these issues two simple circuits, the MOSFET active damper and RC passive bleeder were employed. Employing these circuits however comes without penalty, since their purpose is to satisfy the holding and latching current of a TRIAC by providing some low impedance path for the TRIAC current to flow continuously during the turn-on phase will introduce additional dissipation and therefore reduced system efficiency of the supply. For non-dimming applications these circuits can simply be omitted (see Figure 9).

Power Integrations proprietary active damper circuit is used in this design for achieving high efficiency, good dimmer compatibility and line surge protection.

MOSFET Q3 is always on during non-dimming (no TRIAC connected) operation. It bypasses the loss across the damper resistor (R11) via the low $R_{DS(ON)}$ of the MOSFET Q3 thereby maintaining high system efficiency. The gate of Q3 is biased through the divider of R4, R5, and R6 and filtered by C13.

While Q3 is always on during non-dimming operation, MOSFET Q3 operates differently during dimming. When the TRIAC turns on at the beginning of every AC half-line cycle MOSFET Q3 is off initially allowing the resistor (R11) to damp the current ringing due to inrush of current induced by the input bulk capacitance and EMI filter impedance. After approximately 1 ms Q3 turns on and bypasses R11. The effect is increased compatibility with different types of dimmers.

During differential line surge occurrence where a high dv/dt is detected through the RC high-pass filter R7, R8 and C2. Transistor Q2 will turn off Q3 and a voltage proportional to the input current that will develop across the damper resistor will be subtracted from the input thus limiting the voltage stress on the DRAIN pin of U1.

Resistor R9 bleeds the charge from C2 and ensures Q2 is off during normal operation.

The passive bleeder circuit is comprised of R1, R2, R27, R28 and C1. This network helps keep the input current above the TRIAC holding current while the input current corresponding to the effective driver resistance increases during each AC half-cycle.

Modified DER-396 20 W High Power Factor LED Driver for Non-Dimmable and Enhanced Line Regulation

The circuit schematic in Figure 9 shows a high power factor LED driver based on a LYT4224E from the LYTSwitch-4 non-dimming high-line family of devices. It was optimized to drive an LED string at a voltage of 36 V with a constant current of 0.55 A, ideal for high lumens PAR lamp retro-fit applications. The design operates over the high-line input voltage range of 185 VAC to 265 VAC and is non-dimming application. A non-dimming application has tighter output current variation with changes in the line voltage than a dimming application. It's key to note that, although not specified for dimming, no circuit damage will result if the end user does operate the design with a phase controlled dimmer.

Modification for Non-Dimmable Configuration

The DER-396 is configurable for non-dimmable application by simply removing the components of the MOSFET active damper (R4, R5, R6, R7, R8, R9, R10, R11, D1, Q1, Q2, C3, and VR1) and passive R-C bleeder (R1, R2, R27, R28 and C1) and replacing the IC U1 to LYT4224E, non-dimmable device LYTSwitch-4 non-dimming high-line family. For non-dimmable application audible noise is not critical so L1 and L2 can be replaced with a regular off-the-shelf dog bone inductor for cost reduction (See Figure 9).

Key Application Considerations

Power Table

The data sheet power table (Table 1) represents the minimum and maximum practical continuous output power based on the following assumed conditions:

- Efficiency of 85%
- Device local ambient of 70 °C
- Sufficient heat sinking to keep the device temperature below 100 °C
- For minimum output power column
 - Reflected output voltage (V_{OR}) of 135 V
 - FEEDBACK pin current of 135 μ A
 - BYPASS pin capacitor value of 47 μ F
- For maximum output power column
 - Reflected output voltage (V_{OR}) of 90 V
 - FEEDBACK pin current of 165 μ A
 - BYPASS pin capacitor value of 4.7 μ F
 - (LYT4x21 = 4.7 μ F)

Note that input line voltages above 185 VAC do not change the power delivery capability of LYTSwitch-4 high-line devices.

Device Selection

Select the device size by comparing the required output power to the values in Table 1. For thermally challenging designs, e.g., incandescent lamp replacement, where either the ambient temperature local to the LYTSwitch-4 high-line device is high and/or there is minimal space for heat sinking use the minimum output power column. This is selected by using a 47 μ F BYPASS pin capacitor and results in a lower device current limit and therefore lower conduction losses. For open frame design or designs where space is available for heat sinking then refer to the maximum output power column. This is selected by using a 4.7 μ F BYPASS pin capacitor for all but the LYT4x21 which has only one power setting. In all cases in order to obtain the best output current tolerance maintain the device temperature below 100 °C.




Figure 9. Modified Schematic of DER-396 for Non-Dimmable, Isolated, High Power Factor, 185-265 VAC, 20 W / 36 V LED Driver.

Maximum Input Capacitance

To achieve high power factor, the capacitance used in both the EMI filter and for decoupling the rectified AC (bulk capacitor) must be limited in value. The maximum value is a function of the output power of the design and reduces as the output power reduces. For the majority of designs limit the total capacitance to less than 220 nF with a bulk capacitor value of 100 nF. Film capacitors are recommended compared to ceramic types as they minimize audible noise with operating with leading edge phase dimmers. Start with a value of 10 nF for the capacitance in the EMI filter and increase in value until there is sufficient EMI margin.

REFERENCE Pin Resistance Value Selection

The LYTSwitch-4 high-line family contains phase dimming devices, LYT4321-4328, and non-dimming devices, LYT4221-4228. Both the non-dimmable devices and dimmable devices use 24.9 k Ω \pm 1% REFERENCE pin resistor for best output current tolerance (over AC input voltage changes).

VOLTAGE MONITOR Pin Resistance Network Selection

For widest AC phase angle dimming range with LYT4321-4328, use a 4 M Ω resistor connected to the line voltage peak detector circuit. Make sure that the resistor's voltage rating is sufficient for the peak line voltage. If necessary use multiple series connected resistors.

Primary Clamp and Output Reflected Voltage V_{OR}

A primary clamp is necessary to limit the peak drain to source voltage. A Zener clamp requires the fewest components and board space and gives the highest efficiency. RCD clamps are also acceptable however the peak drain voltage should be carefully verified during start-up and output short-circuits as the clamping voltage varies with significantly with the peak drain current.

For the highest efficiency, the clamping voltage should be selected to be at least 1.5 times the output reflected voltage, V_{OR} , as this keeps the leakage spike conduction time short. When using a Zener clamp in a universal input or high-line only application, a V_{OR} of less than 135 V is recommended to allow for the absolute tolerances and temperature variations of the Zener. This will ensure efficient operation of the clamp circuit and will also keep the maximum drain voltage below the rated breakdown voltage of the FET. An RCD (or RCDZ) clamp provides tighter clamp voltage tolerance than a Zener clamp. The RCD clamp is more cost-effective than the Zener clamp but requires more careful design to ensure that the maximum drain voltage does not exceed the power FET breakdown voltage. These V_{OR} limits are based on the BV_{DSS} rating of the internal FET, a V_{OR} of 90 V to 120 V is typical for most designs, giving the best PFC and regulation performance.

Series Drain Diode

An ultrafast or Schottky diode in series with the drain is necessary to prevent reverse current flowing through the device. The voltage rating must exceed the output reflected voltage, V_{OR} . The current rating should exceed two times the average primary current and have a peak rating equal to the maximum drain current of the selected LYTSwitch-4 high-line device.

Line Voltage Peak Detector Circuit

LYTSwitch-4 high-line devices use the peak line voltage to regulate the power delivery to the output. A capacitor value of 1 μ F to 4.7 μ F is recommended to minimize line ripple and give the highest power factor (>0.9), smaller values are acceptable but result in lower PF and higher line current distortion.

Operation with Phase Controlled Dimmers

Dimmer switches control incandescent lamp brightness by not conducting (blinking) for a portion of the AC voltage sine wave. This reduces the RMS voltage applied to the lamp thus reducing the brightness. This is called natural dimming and the LYTSwitch-4 high-line LYT4321-4328 devices when configured for dimming utilize natural dimming by reducing the LED current as the RMS line voltage decreases. By this nature, line regulation performance is purposely decreased to increase the dimming range and more closely mimic the operation of an incandescent lamp.

Leading Edge Phase Controlled Dimmers

The requirement to provide flicker-free output dimming with low-cost, TRIAC-based, leading edge phase dimmers introduces a number of trade-offs in the design.

Due to the much lower power consumed by LED based lighting the current drawn by the overall lamp is below the holding current of the TRIAC within the dimmer. This causes undesirable behaviors such as limited dimming range and/or flickering. The relatively large impedance the LED lamp presents to the line allows significant ringing to occur due to the inrush current charging the input capacitance when the TRIAC turns on. This too can cause similar undesirable behavior as the ringing may cause the TRIAC current to fall to zero and turn off.

To overcome these issues two circuits, the active damper and passive bleeder, are incorporated. The drawback of these circuits is increased dissipation and therefore reduced efficiency of the supply so for non-dimming applications these components can simply be omitted.

Figure 10(a) shows the line voltage and current at the input of a leading edge TRIAC dimmer with Figure 10(b) showing the resultant rectified bus voltage. In this example, the TRIAC conducts at 90 degrees.

Figure 11 shows undesired rectified bus voltage and current with the TRIAC turning off prematurely and restarting.

If the TRIAC is turning off before the end of the half-cycle erratically or alternate half AC cycles have different conduction angles then flicker will be observed in the LED light due to variations in the output current. This can be solved by including a bleeder and damper circuit.

Dimmers will behave differently based on manufacturer and power rating, for example a 300 W dimmer requires less dampening and requires less power loss in the bleeder than a 600 W or 1000 W dimmer due to different drive circuits and TRIAC holding current specifications. Line voltage also has a significant impact as at high-line for a given output power the




Figure 10a. Ideal Input Voltage and Current Waveforms for a Leading Edge TRIAC Dimmer at 90° Conduction Angle.




Figure 11. Example of Phase Angle Dimmer Showing Erratic Firing.




Figure 10b. Resultant Waveforms Following Rectification of TRIAC Dimmer Output.




Figure 12. Ideal Dimmer Output Voltage and Current Waveforms for a Trailing Edge Dimmer at 90° Conduction Angle.

input current and therefore TRIAC current is lower but the peak inrush current when the input capacitance charges is higher creating more ringing. Finally multiple lamps in parallel driven from the same dimmer can introduce more ringing due to the increased capacitance of parallel units. Therefore, when testing dimmer operation verify on a number of models, different line voltages and with both a single driver and multiple drivers in parallel.

Start by adding a bleeder circuit. Add a 0.44 μF capacitor and 510 Ω 1 W resistor (components in series) across the rectified bus (C1 and R1, R2, R27, R28 in Figure 8). If the results in satisfactory operation reduce the capacitor value to the smallest that result in acceptable performance to reduce losses and increase efficiency.

If the bleeder circuit does not maintain conduction in the TRIAC, then add an active damper as shown in Figure 8. This circuit limits the inrush current that flows to charge C4 and C5 when the TRIAC turns on by placing the damper resistor (R11, R29) in series for the first 1 ms of the TRIAC conduction. After approximately 1 ms, Q3 turns on and shorts the damper resistor. This keeps the power dissipation on the damper resistor low and allows a larger value to be used during current limiting. Increasing the delay before Q3 turns on by increasing the value of capacitor

C3 will improve dimmer compatibility but cause more power to be dissipated across the damper resistor. Monitor the AC line current and voltage at the input of the power supply as you make the adjustments. Increase the delay until the TRIAC operates properly but keep the delay as short as possible for efficiency.

As a general rule the greater the power dissipated in the bleeder and damper circuits, the more types of dimmers will work with the driver.

Trailing Edge Phase Controlled Dimmers

Figure 12 shows the line voltage and current at the input of the power supply with a trailing edge dimmer. In this example, the dimmer conducts at 90 degrees. Many of these dimmers use back-to-back connected power FETs rather than a TRIAC to control the load. This eliminates the holding current issue of TRIACs and since the conduction begins at the zero crossing, high current surges and line ringing are minimized. These types of dimmers do not require damping circuits but do require a bleeder. However the bleeder ensures that the AC voltage across the dimmer falls to a low enough level for the dimmer to correctly detect zero crossing. This is used internally by the dimmer for timing.

Audible Noise Considerations for use with Leading Edge Dimmers

Noise created when dimming is typically created by the input capacitors, EMI filter inductors and the transformer. The input capacitors and inductors experience high di/dt and dv/dt every AC half-cycle as the TRIAC fires and an inrush current flows to charge the input capacitance. Noise can be minimized by selecting film vs. ceramic capacitors, minimizing the capacitor value and selecting inductors that are physically short and wide.

The transformer may also create noise which can be minimized by avoiding cores with long narrow legs (high mechanical resonant frequency). For example, RM cores produce less audible noise than EE cores for the same flux density. Reducing the core flux density will also reduce the noise. Reducing the maximum flux density (BM) to 1500 Gauss usually eliminates any audible noise but must be balanced with the increased core size needed for a given output power.

Thermal and Lifetime Considerations

Lighting applications present thermal challenges to the driver. In many cases the LED load dissipation determines the working ambient temperature experienced by the drive so thermal evaluation should be performed with the driver inside the final enclosure. Temperature has a direct impact on driver and LED

lifetime. For every 10 °C rise in temperature, component life is reduced by a factor of 2. Therefore it is important to properly heat sink and to verify the operating temperatures of all devices.

Layout Considerations

Primary-Side Connections

Use a single point (Kelvin) connection at the negative terminal of the input filter capacitor for the SOURCE pin and bias returns. This improves surge capabilities by returning surge currents from the bias winding directly to the input filter capacitor. The BYPASS pin capacitor should be located as close to the BYPASS pin and connected as close to the SOURCE pin as possible. The SOURCE pin trace should not be shared with the main power FET switching currents. All FEEDBACK pin components that connect to the SOURCE pin should follow the same rules as the BYPASS pin capacitor. It is critical that the main power FET switching currents return to the bulk capacitor with the shortest path as possible. Long high current paths create excessive conducted and radiated noise.

Secondary-Side Connections

The output rectifier and output filter capacitor should be as close as possible. The transformer's output return pin should have a short trace to the return side of the output filter capacitor.




Figure 13. DER-396 20 W Layout Example, Top Silkscreen / Bottom Layer.

Quick Design Checklist**Maximum Drain Voltage**

Verify that the peak V_{DS} does not exceed the device absolute maximum rating under all operating conditions including start-up and fault conditions.

Maximum Drain Current

Measure the peak drain current under all operation conditions including start-up and fault conditions. Look for signs of transformer saturation (usually occurs at highest operating ambient temperatures). Verify that the peak current is less than the stated Absolute Maximum Rating in the data sheet.

Thermal Check

At maximum output power, both minimum and maximum line voltage and ambient temperature; verify that temperature specifications are not exceeded for the LYTSwitch-4 high-line, transformer, output diodes, output capacitors and drain clamp components.

Absolute Maximum Ratings^(1,4)

| | | | |
|---|----------------------------|--|---------------|
| DRAIN Pin Peak Current ⁽⁶⁾ : LYT4x21 | 1.37 A | Operating Junction Temperature ⁽²⁾ | -40 to 150 °C |
| LYT4x22 | 2.08 A | | |
| LYT4x23 | 2.72 A | Notes: | |
| LYT4x24 | 4.08 A | 1. All voltages referenced to SOURCE, T _A = 65 °C. | |
| LYT4x25 | 5.44 A | 2. Normally limited by internal circuitry. | |
| LYT4x26 | 6.88 A | 3. 1/16 in. from case for 5 seconds. | |
| LYT4x27 | 7.33 A | 4. Absolute Maximum Ratings specified may be applied, one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Ratings for extended periods of time may affect product reliability. | |
| LYT4x28 | 9.0 A | 5. Peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V. See also Figure 10. | |
| DRAIN Pin Voltage | -0.3 to 725 V | 6. During start-up (the period before the BYPASS pin begins powering the IC) the VOLTAGE MONITOR pin voltage can safely rise to 15 V without damage. | |
| BYPASS Pin Voltage | -0.3 to 9 V | | |
| BYPASS Pin Current | 100 mA | | |
| VOLTAGE MONITOR Pin Voltage..... | -0.3 to 9 V ⁽⁶⁾ | | |
| FEEDBACK Pin Voltage | -0.3 to 9 V | | |
| REFERENCE Pin Voltage | -0.3 to 9 V | | |
| Lead Temperature ⁽³⁾ | 260 °C | | |
| Storage Temperature | -65 to 150 °C | | |

Thermal Resistance

| | |
|-------------------------------|-------------------------------------|
| Thermal Resistance: E Package | Notes: |
| (θ _{JA}) | 1. Free standing with no heat sink. |
| (θ _{JC}) | 2. Measured at back surface tab. |
| (θ _{JA}) | 105 °C/W ⁽¹⁾ |
| (θ _{JC}) | 2 °C/W ⁽²⁾ |

| Parameter | Symbol | Conditions | | | Min | Typ | Max | Units |
|----------------------------------|------------------|---|------------------|--------|-------|--------|-----|-------|
| | | SOURCE = 0 V; T _J = -20 °C to 125 °C (Unless Otherwise Specified) | | | | | | |
| Control Functions | | | | | | | | |
| Switching Frequency | f _{OSC} | T _J = 65 °C | Average | 124 | 132 | 140 | kHz | |
| | | | Peak-Peak Jitter | | 5.4 | | | |
| Frequency Jitter Modulation Rate | f _M | T _J = 65 °C See Note B | | | | 2.6 | | kHz |
| BYPASS Pin Charge Current | I _{CH1} | V _{BP} = 0 V, T _J = 65 °C | LYT4x21 | -6.04 | -3.45 | -2.59 | mA | |
| | | | LYT4x22 | -10.89 | -6.22 | -4.67 | | |
| | | | LYT4x23 | -16.21 | -9.26 | -6.95 | | |
| | | | LYT4x24 | -21.88 | -12.5 | -9.38 | | |
| | | | LYT4x25 | -26.25 | -15.0 | -11.25 | | |
| | | | LYT4x26 | -15.75 | -9.00 | -6.75 | | |
| | | | LYT4x27 | -17.50 | -10.0 | -7.50 | | |
| | LYT4x28 | -20.65 | -11.8 | -8.85 | | | | |
| | I _{CH2} | V _{BP} = 5 V, T _J = 65 °C | LYT4x21 | -1.23 | -0.7 | -0.49 | | |
| | | | LYT4x22 | -4.38 | -2.5 | -1.75 | | |
| | | | LYT4x23 | -8.05 | -4.6 | -3.22 | | |
| | | | LYT4x24 | -11.64 | -6.65 | -4.66 | | |
| | | | LYT4x25 | -15.10 | -8.63 | -6.04 | | |
| | | | LYT4x26 | -7.61 | -4.35 | -3.05 | | |
| LYT4x27 | | | -9.22 | -5.27 | -3.69 | | | |
| LYT4x28 | -10.15 | -5.8 | -4.06 | | | | | |

| Parameter | Symbol | Conditions SOURCE = 0 V; $T_J = -20\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$ (Unless Otherwise Specified) | Min | Typ | Max | Units | |
|---|--------------------------------|--|--------------|------|------|---------------------|---------------|
| Control Functions (cont.) | | | | | | | |
| Charging Current Temperature Drift | | See Note A, B | | 0.7 | | %/ $^\circ\text{C}$ | |
| BYPASS Pin Voltage | V_{BP} | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | 5.75 | 5.95 | 6.15 | V | |
| BYPASS Pin Voltage Hysteresis | $V_{BP(H)}$ | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | | 0.85 | | V | |
| BYPASS Pin Shunt Voltage | $V_{BP(\text{SHUNT})}$ | $I_{BP} = 4\text{ mA}$ $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | 6.1 | 6.4 | 6.7 | V | |
| Soft-Start Time | t_{SOFT} | $T_J = 65\text{ }^\circ\text{C}$ $V_{BP} = 5.9\text{ V}$ | 51 | 72 | | ms | |
| Drain Supply Current | I_{CD2} | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ FET Not Switching | 0.5 | 0.8 | 1.2 | mA | |
| | I_{CD1} | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ FET Switching at f_{OSC} | 1 | 2.5 | 4 | | |
| VOLTAGE MONITOR Pin | | | | | | | |
| Line Overvoltage Threshold | I_{OV} | $T_J = 65\text{ }^\circ\text{C}$ $R_R = 24.9\text{ k}\Omega$ | Threshold | 105 | 112 | 119 | μA |
| | | | Hysteresis | | 5 | | |
| VOLTAGE MONITOR Pin Voltage | V_V | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ $I_V < I_{\text{OV}}$ | LYT4x21-4x28 | 2.75 | 3.00 | 3.25 | V |
| VOLTAGE MONITOR Pin Short-Circuit Current | $I_{V(\text{SC})}$ | $V_V = 5\text{ V}$ $T_J = 65\text{ }^\circ\text{C}$ | LYT4x27-4x28 | 150 | 175 | 200 | μA |
| Remote ON/OFF Threshold | $V_{V(\text{REM})}$ | $T_J = 65\text{ }^\circ\text{C}$ | 0.5 | | | V | |
| FEEDBACK Pin | | | | | | | |
| FEEDBACK Pin Current at Onset of Maximum Duty Cycle | $I_{\text{FB}(\text{DCMAXR})}$ | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | | | 90 | μA | |
| FEEDBACK Pin Current Skip Cycle Threshold | $I_{\text{FB}(\text{SKIP})}$ | $T_J = 65\text{ }^\circ\text{C}$ | 210 | | | μA | |
| Maximum Duty Cycle | DC_{MAX} | $I_{\text{FB}(\text{DCMAXR})} < I_{\text{FB}} < I_{\text{FB}(\text{SKIP})}$ $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | 85 | | 99.9 | % | |
| FEEDBACK Pin Voltage | V_{FB} | $I_{\text{FB}} = 150\text{ }\mu\text{A}$ $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | 2.1 | 2.3 | 2.56 | V | |
| FEEDBACK Pin Short-Circuit Current | $I_{\text{FB}(\text{SC})}$ | $V_{\text{FB}} = 5\text{ V}$ $T_J = 65\text{ }^\circ\text{C}$ | 320 | 380 | 480 | μA | |
| Duty Cycle Reduction | DC10 | $I_{\text{FB}} = I_{\text{FB}(\text{AR})}$, $T_J = 65\text{ }^\circ\text{C}$, See Note B | 13 | | | % | |
| | DC40 | $I_{\text{FB}} = 40\text{ }\mu\text{A}$, $T_J = 65\text{ }^\circ\text{C}$ | | 37 | | | |
| | DC60 | $I_{\text{FB}} = 60\text{ }\mu\text{A}$, $T_J = 65\text{ }^\circ\text{C}$ | | 60 | | | |
| Auto-Restart | | | | | | | |
| Auto-Restart ON-Time | t_{AR} | $T_J = 65\text{ }^\circ\text{C}$ $V_{BP} = 5.9\text{ V}$ | 51 | 72 | | ms | |

| Parameter | Symbol | Conditions SOURCE = 0 V; $T_J = -20\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$ (Unless Otherwise Specified) | | Min | Typ | Max | Units |
|---|--|--|--------------|-------|-------|-------|------------------|
| Auto-Restart (cont.) | | | | | | | |
| Auto-Restart Duty Cycle | DC_{AR} | $T_J = 65\text{ }^\circ\text{C}$ See Note B | | | 12.5 | | % |
| SOA Minimum Switch ON-Time | $t_{ON(SOA)}$ | $T_J = 65\text{ }^\circ\text{C}$ See Note B | | | | 0.875 | μs |
| FEEDBACK Pin Current During Auto-Restart | $I_{FB(AR)}$ | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | | | 6.5 | 10 | μA |
| REFERENCE Pin | | | | | | | |
| REFERENCE Pin Voltage | V_R | $R_R = 24.9\text{ k}\Omega$ $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | | 1.223 | 1.245 | 1.273 | V |
| REFERENCE Pin Current | I_R | | | 48.69 | 49.94 | 51.19 | μA |
| Current Limit/Circuit Protection | | | | | | | |
| Full Power Current Limit ($C_{BP} = 4.7\text{ }\mu\text{F}$) | $I_{LIMIT(F)}$ $T_J = 65\text{ }^\circ\text{C}$ | $di/dt = 138\text{ mA}/\mu\text{s}$ | LYT4x22 | 0.79 | | 0.92 | A |
| | | $di/dt = 145\text{ mA}/\mu\text{s}$ | LYT4x23 | 0.99 | | 1.15 | |
| | | $di/dt = 180\text{ mA}/\mu\text{s}$ | LYT4x24 | 1.18 | | 1.38 | |
| | | $di/dt = 227\text{ mA}/\mu\text{s}$ | LYT4x25 | 1.41 | | 1.63 | |
| | | $di/dt = 272\text{ mA}/\mu\text{s}$ | LYT4x26 | 1.89 | | 2.19 | |
| | | $di/dt = 375\text{ mA}/\mu\text{s}$ | LYT4x27 | 2.61 | | 3.03 | |
| Reduced Power Current Limit ($C_{BP} = 47\text{ }\mu\text{F}$) | $I_{LIMIT(R)}$ $T_J = 65\text{ }^\circ\text{C}$ | $di/dt = 110\text{ mA}/\mu\text{s}$ | LYT4x21 | 0.59 | | 0.69 | A |
| | | $di/dt = 158\text{ mA}/\mu\text{s}$ | LYT4x22 | 0.65 | | 0.76 | |
| | | $di/dt = 155\text{ mA}/\mu\text{s}$ | LYT4x23 | 0.8 | | 0.93 | |
| | | $di/dt = 188\text{ mA}/\mu\text{s}$ | LYT4x24 | 0.95 | | 1.11 | |
| | | $di/dt = 240\text{ mA}/\mu\text{s}$ | LYT4x25 | 1.14 | | 1.33 | |
| | | $di/dt = 300\text{ mA}/\mu\text{s}$ | LYT4x26 | 1.38 | | 1.61 | |
| | | $di/dt = 415\text{ mA}/\mu\text{s}$ | LYT4x27 | 1.88 | | 2.18 | |
| | | $di/dt = 770\text{ mA}/\mu\text{s}$ | LYT4x28 | 3.92 | | 4.56 | |
| Minimum ON-Time Pulse | $t_{LEB} + t_{IL(D)}$ | $T_J = 65\text{ }^\circ\text{C}$ | | 270 | 450 | 630 | ns |
| Leading Edge Blanking Time | t_{LEB} | $T_J = 65\text{ }^\circ\text{C}$ See Note B | | 110 | | 375 | ns |
| Current Limit Delay | $t_{IL(D)}$ | $T_J = 65\text{ }^\circ\text{C}$ See Note B | | | 150 | | ns |
| Thermal Shutdown Temperature | | See Note B | LYT4x21-4x28 | 147 | 155 | 164 | $^\circ\text{C}$ |
| Thermal Shutdown Hysteresis | | See Note B | | | | 56 | $^\circ\text{C}$ |
| BYPASS Pin Power-Up Reset Threshold Voltage | $V_{BP(RESET)}$ | $0\text{ }^\circ\text{C} < T_J < 100\text{ }^\circ\text{C}$ | | 2.25 | 3.30 | 4.25 | V |

| Parameter | Symbol | Conditions | | Min | Typ | Max | Units | | | |
|-------------------------------------|---------------------|---|-------------------------|---|------|------|-------|--|----|----|
| | | SOURCE = 0 V; T _J = -20 °C to 125 °C (Unless Otherwise Specified) | | | | | | | | |
| Output | | | | | | | | | | |
| ON-State Resistance | R _{DS(ON)} | LYT4x21 I _D = 100 mA | T _J = 65 °C | | 11.5 | 13.2 | Ω | | | |
| | | | T _J = 100 °C | | 13.5 | 15.5 | | | | |
| | | LYT4x22 I _D = 100 mA | T _J = 65 °C | | 6.9 | 8.0 | | | | |
| | | | T _J = 100 °C | | 8.4 | 9.7 | | | | |
| | | LYT4x23 I _D = 150 mA | T _J = 65 °C | | 5.3 | 6.0 | | | | |
| | | | T _J = 100 °C | | 6.3 | 7.3 | | | | |
| | | LYT4x24 I _D = 150 mA | T _J = 65 °C | | 3.4 | 3.9 | | | | |
| | | | T _J = 100 °C | | 3.9 | 4.5 | | | | |
| | | LYT4x25 I _D = 200 mA | T _J = 65 °C | | 2.5 | 2.9 | | | | |
| | | | T _J = 100 °C | | 3.0 | 3.4 | | | | |
| | | LYT4x26 I _D = 250 mA | T _J = 65 °C | | 1.9 | 2.2 | | | | |
| | | | T _J = 100 °C | | 2.3 | 2.7 | | | | |
| | | LYT4x27 I _D = 350 mA | T _J = 65 °C | | 1.8 | 2.0 | | | | |
| | | | T _J = 100 °C | | 2.1 | 2.5 | | | | |
| | | LYT4x28 I _D = 600 mA | T _J = 65 °C | | 1.3 | 1.5 | | | | |
| | | | T _J = 100 °C | | 1.6 | 1.9 | | | | |
| | | OFF-State Drain Leakage Current | I _{DSS} | V _{BP} = 6.4 V V _{DS} = 560 V T _J = 100 °C | | | | | 50 | μA |
| | | Breakdown Voltage | BV _{DSS} | V _{BP} = 6.4 V T _J = 65 °C | | 725 | | | | V |
| Minimum Drain Supply Voltage | | T _J < 100 °C | | 36 | | | V | | | |
| Rise Time | t _R | Measured in a Typical Flyback See Note B | | | 100 | | ns | | | |
| Fall Time | t _F | | | | 50 | | ns | | | |

NOTES:

- A. For specifications with negative values, a negative temperature coefficient corresponds to an increase in magnitude with increasing temperature and a positive temperature coefficient corresponds to a decrease in magnitude with increasing temperature.
- B. Guaranteed by characterization. Not tested in production.

Note: The parameter values and limits specified herein are based on a limited data set. There is a small likelihood that minor changes may be required based on additional data as they become available.

Typical Performance Characteristics




Figure 14. Drain Capacitance vs. Drain Pin Voltage.




Figure 15. Power vs. Drain Voltage.




Figure 16. Drain Current vs. Drain Voltage.





Figure 17. Maximum Allowable Drain Current vs. Drain Voltage.

eSIP-7C (E Package)



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- ⚠ Dimensions noted are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body. Maximum mold protrusion is 0.007 [0.18] per side.
- Ⓜ Dimensions noted are inclusive of plating thickness.
- ⚠ Does not include inter-lead flash or protrusions.
5. Controlling dimensions in inches (mm).

PI-4917-061510

Part Ordering Information

