NuMicro M0517LBN Technical Reference Manual



ARM Cortex[™]-M0 32-BIT MICROCONTROLLER

NuMicro M0517LBN Technical Reference Manual

TABLE OF	CONTENTS	
1 GENE	RAL DESCRIPTION	10
2 FEATU	JRES ·····	
3 BLOC	K DIAGRAM ·····	
	ONFIGURATION	
	P 48 pin	
	Description	
	TIONAL DESCRIPTION	
5.1 ARM	® Cortex™-M0 Core ·······	22
5 2 Syste	em Manager	
5.2.1	Overview	
5.2.2	System Reset	
5.2.3	System Power Architecture	
5.2.4	Whole System Memory Map	
5.2.5	Whole System Memory Mapping Table	
5.2.6	System Manager Controller Registers Map	
5.2.7	System Manager Controller Registers Map	60
5.2.8	Nested Vectored Interrupt Controller (NVIC)	
5.2.9	System Controller Registers Map	
5.3 Clock	< Controller	
5.3.1	Overview	
5.3.2	Clock Generator Block Diagram	
5.3.3	System Clock & SysTick Clock	
5.3.4	AHB Clock Source Select	
5.3.5	Peripherals Clock Source Select	
5.3.6	Power Down Mode (Deep Sleep Mode) Clock	
5.3.7	Frequency Divider Output	
5.3.8	Clock Controller Registers Map	
5.3.9	Clock Controller Registers Description	110
5.4 Gene	eral Purpose I/O	131
5.4.1	Overview	
5.4.2	Port 0-4 Controller Registers Map	133
5.4.3	Port 0-4 Controller Registers Description	137
5.5 I ² C S	erial Interface Controller (Master/Slave)	152
5.5.1	Overview	
5.5.2	Features	
5.5.3	Function Description	
5.5.4	I ² C Protocol Registers	
5.5.5	I ² C Controller Registers Map	
5.5.6	I ² C Controller Registers Description	
5.5.7	Modes of Operation	170

5.6 PWM	Generator and Capture Timer	
5.6.1	Overview	
5.6.2	Features	-
5.6.3	Block Diagram	
5.6.4	Function Description	
5.6.5	Controller Registers Map	
5.6.6	Controller Registers Description	
5.7 Serial	Peripheral Interface (SPI)	
5.7.1	Overview	-
5.7.2	Features	
5.7.3	Block Diagram	
5.7.4	Function Description	
5.7.5	Timing Diagram	
5.7.6	Programming Examples	
5.7.7	Register Map	234
5.7.8	Register Description	235
5.8 Timer	Controller	
5.8.1	Overview	
5.8.2	Features:	
5.8.3	Block Diagram	
5.8.4	Function Description	
5.8.5	Function Description	
	ndog Timer (WDT)	
	ndog Timer (WDT)	
5.9.1		
5.9.2	Features	
5.9.3	WDT Block Diagram	
5.9.4	WDT Controller Registers Map	
5.10 UAR	T Interface Controller (UART)	
5.10.1	Overview	
5.10.2	Features	272
5.10.3	Block Diagram	
5.10.4	IrDA Mode	
5.10.5	LIN (Local Interconnection Network) mode	
5.10.6	RS-485 function mode	
5.10.7	Register Map	
5.10.8	Register Description	
5 11 Anal	og-to-Digital Converter (ADC) ······	
5.11.1	Overview	308
5.11.2	Features	
5.11.2	ADC Block Diagram	
5.11.3	ADC Diagram	
	ADC Operation Proceedine	
5.11.5 5.11.6	ADC Controller Registers Description	
5.11.0	ADO ODITIONEL REGISTERS DESCRIPTION	
	og Comparator (ACMP)·····	

5.12.1	Overview	
5.12.2	Features Block Diagram ·····	
5.12.3 5.12.4	Functional Description	
5.12.4	Register Map	
5.12.6	Register Description	
	rnal Bus Interface (EBI)	
5.13 Exter	Overview	
5.13.2	Features	
5.13.3	EBI Block Diagram	
5.13.4	Operation Procedure	
5.13.5	EBI Controller Registers Map	344
5.13.6	EBI Controller Registers Description	345
5.14 Flasł	n Memory Controller (FMC)	
5.14.1	Overview	
5.14.2	Features	
5.14.3	Block Diagram	
5.14.4	FMC Memory Organization	
5.14.5 5.14.6	Boot Selection	
5.14.0	Data Flash In System Program (ISP) FMC Controller Registers Map	
5.14.8	FMC Controller Registers Man	
5.14.9	FMC Controller Registers Description	
6 USER (CONFIGURATION	
	AL APPLICATION CIRCUIT	
	RICAL CHARACTERISTICS	
	ute Maximum Ratings	
8.2 DC El	ectrical Characteristics	
8.3 AC El	ectrical Characteristics	
8.3.1	External Crystal	
8.3.2	External Oscillator	
8.3.3	Typical Crystal Application Circuits	
8.3.4	Internal 22.1184 MHz RC Oscillator	
8.3.5	Internal 10kHz RC Oscillator	
	g Characteristics ·····	
8.4.1	Specification of 12-bit SARADC	
8.4.2	Specification of LDO & Power management	
8.4.3 8.4.4	Specification of Low Voltage Reset	
8.4.4 8.4.5	Specification of Power-On Reset (5V)	
8.4.5 8.4.6	Specification of Temperature Sensor	
8.4.7	Specification of Comparator	

8.5 Flash DC Electrical Characteristics	382
9 PACKAGE DIMENSIONS	383
10 REVISION HISTORY	··· 384

LIST OF FIGURES

Figure 3-1 NuMicro M0517LBN Block Diagram	. 16
Figure 4-1 NuMicro M0517LBN Pin Diagram	. 17
Figure 5-1 Functional Block Diagram	. 22
Figure 5.2.3-1 NuMicro M0517LBN Power Architecture Diagram	. 25
Figure 5.3.2-1 Clock generator block diagram	102
Figure 5.3.3-1 System Clock Block Diagram	103
Figure 5.3.3-2 SysTick clock Control Block Diagram	103
Figure 5.3.4-1 AHB Clock Source for HCLK	
Figure 5.3.5-1 Peripherals Clock Source Select for PCLK	106
Figure 5.3.7-1 Clock Source of Frequency Divider	
Figure 5.3.7-2 Block Diagram of Frequency Divider	108
Figure 5.4.1-1 Push-Pull Output	
Figure 5.4.1-2 Open-Drain Output	132
Figure 5.4.1-3 Quasi-bidirectional I/O Mode	
Figure 5.5.1-1 I ² C Bus Timing	
Figure 5.5.3-1 I ² C Protocol	
Figure 5.5.3-2 Master Transmits Data to Slave	154
Figure 5.5.3-3 Master Reads Data from Slave	155
Figure 5.5.3-4 START and STOP condition	155
Figure 5.5.3-5 Bit Transfer on the I ² C bus	156
Figure 5.5.3-6 Acknowledge on the I ² C bus	156
Figure 5.5.4-1 I ² C Data Shifting Direction	158
Figure 5.5.4-2: I ² C Time-out Count Block Diagram	160
Figure 5.5.7-1 Legend for the following five figures	170
Figure 5.5.7-2 Master Transmitter Mode	171
Figure 5.5.7-3 Master Receiver Mode	172
Figure 5.5.7-4 Slave Receiver Mode	173
Figure 5.5.7-5 Slave Transmitter Mode	174
Figure 5.5.7-6 GC Mode	175
Figure 5.6.3-1 PWM Generator 0 Clock Source Control	179
Figure 5.6.3-2 PWM Generator 0 Architecture Diagram	179
Figure 5.6.3-3 PWM Generator 2 Clock Source Control	180

Figure 5.6.3-4 PWM Generator 2 Architecture Diagram	180
Figure 5.6.3-5 PWM Generator 4 Clock Source Control	181
Figure 5.6.3-6 PWM Generator 4 Architecture Diagram	181
Figure 5.6.3-7 PWM Generator 6 Clock Source Control	182
Figure 5.6.3-8 PWM Generator 6 Architecture Diagram	182
Figure 5.6.4-1 Legend of Internal Comparator Output of PWM-Timer	183
Figure 5.6.4-2 PWM-Timer Operation Timing	184
Figure 5.6.4-3 PWM Double Buffering Illustration	
Figure 5.6.4-4 PWM Controller Output Duty Ratio	
Figure 5.6.4-5 Paired-PWM Output with Dead Zone Generation Operation	
Figure 5.6.4-6 Capture Operation Timing	187
Figure 5.6.4-7 PWM Group A PWM-Timer Interrupt Architecture Diagram	188
Figure 5.6.4-8 PWM Group B PWM-Timer Interrupt Architecture Diagram	188
Figure 5.7.3-1 SPI Block Diagram	219
Figure 5.7.4-1 SPI Master Mode Application Block Diagram	220
Figure 5.7.4-2 SPI Slave Mode Application Block Diagram	220
Figure 5.7.4-3 Variable Serial Clock Frequency	
Figure 5.7.4-4 32-Bit in one Transaction	223
Figure 5.7.4-5 Two Transactions in One Transfer (Burst Mode)	223
Figure 5.7.4-6 Byte Reorder	225
Figure 5.7.4-7 Timing Waveform for Byte Suspend	226
Figure 5.7.5-1 SPI Timing in Master Mode	228
Figure 5.7.5-2 SPI Timing in Master Mode (Alternate Phase of SPICLK)	229
Figure 5.7.5-3 SPI Timing in Slave Mode	229
Figure 5.7.5-4 SPI Timing in Slave Mode (Alternate Phase of SPICLK)	230
Figure 5.8.3-1 Timer Controller Block Diagram	247
Figure 5.8.3-2 Clock Source of Timer Controller	247
Figure 5.8.4-1 Continuous Counting Mode	250
Figure 5.9.1-1 Timing of Interrupt and Reset Signal	264
Figure 5.9.3-1 Watchdog Timer Clock Control	265
Figure 5.9.3-2 Watchdog Timer Block Diagram	265
Figure 5.10.3-1 UART Clock Control Diagram	273
Figure 5.10.3-2 UART Block Diagram	273

- 7 -

Figure 5.10.3-3 Auto Flow Control Block Diagram	275
Figure 5.10.4-1 IrDA Block Diagram	276
Figure 5.10.4-2 IrDA TX/RX Timing Diagram	277
Figure 5.10.5-1 Structure of LIN Frame	278
Figure 5.10.6-1 Structure of RS-485 Frame	280
Figure 5.11.3-1 ADC Controller Block Diagram	309
Figure 5.11.4-1 ADC Clock Control	310
Figure 5.11.4-2 Single Mode Conversion Timing Diagram	311
Figure 5.11.4-3 Single-Cycle Scan on Enabled Channels Timing Diagram	313
Figure 5.11.4-4 Continuous Scan on Enabled Channels Timing Diagram	
Figure 5.11.4-5 A/D Conversion Result Monitor Logics Diagram	
Figure 5.11.4-6 A/D Controller Interrupt	315
Figure 5.11.6-1 ADC single-end input conversion voltage and conversion result mapping di	
Figure 5.11.6-2 ADC differential input conversion voltage and conversion result mapping di	agram 319
Figure 5.12.3-1 Analog Comparator Block Diagram	330
Figure 5.12.3-1 Analog Comparator Block Diagram Figure 5.12.4-1 Comparator Controller Interrupt Sources	
	331
Figure 5.12.4-1 Comparator Controller Interrupt Sources	331 337
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram	331 337 338
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device	331 337 338 339
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device	331 337 338 339 341
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width	331 337 338 339 341 342
Figure 5.12.4-1 Comparator Controller Interrupt SourcesFigure 5.13.3-1 EBI Block DiagramFigure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit DeviceFigure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit DeviceFigure 5.13.4-3 Timing Control Waveform for 16bit Data WidthFigure 5.13.4-4 Timing Control Waveform for 8bit Data Width	331 337 338 339 341 342 343
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle	331 337 338 339 341 342 343 349
 Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle Figure 5.14.3-1 Flash Memory Control Block Diagram 	331 337 338 339 341 342 343 349 351
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle Figure 5.14.3-1 Flash Memory Control Block Diagram Figure 5.14.4-1 Flash Memory Organization	331 337 338 339 341 342 343 343 351 352
 Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle Figure 5.14.3-1 Flash Memory Control Block Diagram Figure 5.14.4-1 Flash Memory Organization Figure 5.14.5-1 Boot Select (BS) for power-on action 	331 337 338 339 341 342 343 343 351 352 353
Figure 5.12.4-1 Comparator Controller Interrupt Sources Figure 5.13.3-1 EBI Block Diagram Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle Figure 5.14.3-1 Flash Memory Control Block Diagram Figure 5.14.4-1 Flash Memory Organization Figure 5.14.6-1 Flash Memory Structure	331 337 338 339 341 342 343 349 351 352 353 354

LIST OF TABLES

Table 4.2-1 NuMicro M0517LBN Pin Description	21
Table 5.2-1 Address Space Assignments for On-Chip Modules	27
Table 5.2-2 System Interrupt Map	67
Table 5.2-3 Exception Model	67
Table 5.2-4 Vector Table Format	68
Table 5.3-1 Power Down Mode Control Table	112
Table 5.5-1 I ² C Status Code Description Table	159
Table 5.7-1 Byte Order and Byte Suspend Conditions	226
Table 5.9-1 Watchdog Timeout Interval Selection	
Table 5.10-1 UART Baud Rate Equation	269
Table 5.10-2 UART Baud Rate Setting Table	270
Table 5.10-3 UART Interrupt Sources and Flags Table In Software Mode	300
Table 5.10-4 Baud rate equation table	
Table 5.14-1 Memory Address Map	350
Table 5.14-2 ISP Mode	356

1 GENERAL DESCRIPTION

The NuMicro M0517LBN is a 32-bit microcontroller with embedded $ARM^{\textcircled{s}}$ Cortex^m-M0 core for industrial control and applications which need rich communication interfaces. The Cortex^m-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller.

The NuMicro M0517LBN can run up to 50 MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The NuMicro M0517LBN has 64K-byte embedded flash, 4K-byte data flash, 4K-byte flash for the ISP, and 4K-byte embedded SRAM.

Many system level peripheral functions, such as I/O Port, EBI (External Bus Interface), Timer, UART, SPI, I²C, PWM, ADC, Watchdog Timer, Analog Comparator and Brown-Out Detector, have been incorporated into the NuMicro M0517LBN in order to reduce component count, board space and system cost. These useful functions make the NuMicro M0517LBN powerful for a wide range of applications.

Additionally, the NuMicro M0517LBN is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

2 FEATURES

- Core
 - ARM[®] Cortex[™]-M0 core runs up to 50 MHz.
 - One 24-bit system timer.
 - Supports low power sleep-mode.
 - A single-cycle 32-bit hardware multiplier.
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
 - Supports Serial Wire Debug (SWD) interface and 2 watch-points/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
 - 64KB Flash memory for program memory (APROM)
 - 4KB Flash memory for data memory (DataFlash)
 - 4KB Flash memory for loader (LDROM)
 - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
 - Programmable system clock source
 - 4~24 MHz external crystal input
 - 22.1184 MHz internal oscillator (trimmed to 3% accuracy at 25°C, no guarantee of deviation over full temperature range)
 - 10 kHz low-power oscillator for Watchdog Timer and wake-up in sleep mode
 - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
 - Up to 40 general-purpose I/O (GPIO) pins
 - Four I/O modes:
 - Quasi bi-direction

- Push-Pull output
- ♦ Open-Drain output
- Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink IO mode
- Timer
 - Provides four channel 32-bit timers, one 8-bit pre-scale counter with 24-bit up-timer for each timer.
 - Independent clock source for each timer.
 - 24-bit timer value is readable through TDR (Timer Data Register)
 - Provides one-shot, periodic and toggle operation modes.
 - Provide event counter function.
 - Provide external capture/reset counter function equivalent to 8051 Timer2.
- Watchdog Timer
 - Multiple clock sources
 - Supports wake up from power down or sleep mode
 - Interrupt or reset selectable on watchdog time-out
- PWM
 - Built-in up to four 16-bit PWM generators; providing eight PWM outputs or four complementary paired PWM outputs
 - Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for each PWM generator
 - PWM interrupt synchronized to PWM period
 - 16-bit digital Capture timers (shared with PWM timers) with rising/falling capture inputs
 - Supports capture interrupt

- UART
 - Up to two sets of UART device
 - Programmable baud-rate generator
 - Buffered receiver and transmitter, each with 15 bytes FIFO
 - Optional flow control function (CTS and RTS)
 - Supports IrDA(SIR) function
 - Supports RS485 function
 - Supports LIN function
- SPI
 - Up to two sets of SPI device.
 - Supports master/slave mode
 - Full duplex synchronous serial data transfer
 - Provide 3 wire function
 - Variable length of transfer data from 1 to 32 bits
 - MSB or LSB first data transfer
 - Rx latching data can be either at rising edge or at falling edge of serial clock
 - Tx sending data can be either at rising edge or at falling edge of serial clock
 - Supports Byte suspend mode in 32-bit transmission
- I²C
 - Supports master/slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master).
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.

- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- Programmable clocks allow versatile rate control.
- Supports multiple address recognition (four slave address with mask option)
- ADC
 - 12-bit SAR ADC with 760k SPS
 - Up to 8-ch single-ended input or 4-ch differential input
 - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
 - Supports 2' complement/un-signed format in differential mode conversion result
 - Each channel with an individual result register
 - Supports conversion value monitoring (or comparison) for threshold voltage detection
 - Conversion can be started either by software trigger or external pin trigger
- Analog Comparator
 - Up to 2 comparator analog modules
 - External input or internal band gap voltage selectable at negative node
 - Interrupt when compare result change
 - Power down wake up
- EBI (External Bus Interface) for external memory-mapped device access
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
 - Supports 8-bit/16-bit data width
 - Supports byte-write in 16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- One built-in temperature sensor with 1°C resolution
- Brown-Out Detector
 - With 4 levels: 4.3V/3.7V/2.7V/2.2V

- Supports Brown-Out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)
 - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C ~85°C
- Packages:
 - Green package (RoHS)
 - 48-pin LQFP

3 BLOCK DIAGRAM




Figure 3-1 NuMicro M0517LBN Block Diagram

4 PIN CONFIGURATION

4.1 LQFP 48 pin




Figure 4-1 NuMicro M0517LBN Pin Diagram

Pin number	Symbol	Alterna	Alternate Function		Type ^[1]	Description
LQFP48		1	2	3		
16	XTAL1				I (ST)	CRYSTAL1: This is the input pin to the internal inverting amplifier. The system clock is from external crystal or resonator when FOSC[1:0] (CONFIG3[1:0]) are both logic 1 by default.
15	XTAL2				0	CRYSTAL2: This is the output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.
41	V _{dd}				Ρ	POWER SUPPLY: Power supply to I/O ports and LDO source for internal PLL and digital circuit.
17	V _{SS}				Р	GROUND: Digital Ground potential.
42	AV_{DD}				Р	POWER SUPPLY: Power supply to internal analog circuit.
6	AV _{SS}			$ \land $	Р	GROUND: Analog Ground potential.
18	LDO_C AP				Р	LDO: LDO output pin Note: It needs to be connected with a 1uF capacitor.
4	/RST	$\sum_{i=1}^{n}$			l (ST)	RESET: /RST pin is a Schmitt trigger input pin for hardware device reset. A " Low " on this pin for 768 clock counter of Internal RC 22M while the system clock is running will reset the device. /RST pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
40	P0.0	CTS1	AD0	TXD1 ^[2]	D, I/O	PORT0: Port 0 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for CTS1, RTS1, CTS0, RTS0, SPISS1,
39	P0.1	RTS1	AD1	RXD1 ^[2]	D, I/O	MOSI_1, MISO_1, and SPICLK1. P0 has an alternative function as AD[7:0] while external memory accessing. During the
38	P0.2	CTS0	AD2	TXD ^[2]	D, I/O	external memory access, P0 will output high will be internal strong pulled-up rather than weak pull-up in order to drive out high byte address for external devices.
37	P0.3	RTS0	AD3	RXD ^[2]	D, I/O	These pins which are SPISS1, MOSI_1, MISO_1, and SPICLK1 for the SPI function

4.2 Pin Description

Pin number	Symbol	Alternate Function		Type ^[1]	Description	
LQFP48		1	2	3		
35	P0.4	SPISS1	AD4		D, I/O	used. CTS0/1: Clear to Send input pin for UART0/1
34	P0.5	MOSI_1	AD5		D, I/O	RTS0/1: Request to Send output pin for UART0/1 The RXD/TXD pins are for UART0 function
33	P0.6	MISO_1	AD6		D, I/O	used. The RXD1/TXD1 pins are for UART1 function used.
32	P0.7	SPICLK1	AD7		D, I/O	
43	P1.0	T2	AIN0	/WRL	I/O	PORT1: Port 1 is an 8-bit four mode output pin and two mode input. Its multifunction pins are
44	P1.1	Т3	AIN1	/WRH	I/O	for T2, T3, RXD1, TXD1, SPISS0, MOSI_0, MISO_0, and SPICLK0.
45	P1.2	RXD1 ^[3]	AIN2		I/O	These pins which are SPISS0, MOSI_0, MISO_0, and SCLK0 for the SPI function used.
46	P1.3	TXD1 ^[3]	AIN3		1/0	These pins which are AIN0~AIN7for the 12 bits ADC function used.
47	P1.4	SPISS0	AIN4	CPN0	I/O	The RXD1/TXD1 pins are for UART1 function used.
1	P1.5	MOSI_0	AIN5	CPP0	1/0	The /WRL and /WRH pins are for low/high byte write enable output in 16-bit data width of EBI.
2	P1.6	MISO_0	AIN6		I/O	The CPN0/CPP0 pins are for Comparator0 negative/positive inputs.
3	P1.7	SPICLK0	AIN7		I/O	The T2/T3 pins are for Timer2/3 external even counter input.
19	P2.0	PWM0 ^[2]	AD8		D, I/O	PORT2: Port 2 is an 8-bit four mode output pin and two mode input. It has an alternative function
20	P2.1	PWM1 ^[2]	AD9		D, I/O	P2 has an alternative function as AD[15:8] while external memory accessing. During the external memory access, P2 will output high
21	P2.2	PWM2 ^[2]	AD10		D, I/O	will be internal strong pulled-up rather than weak pull-up in order to drive out high byte address for external devices.
22	P2.3	PWM3 ^[2]	AD11		D, I/O	These pins which are PWM0~PWM7 for the PWM function used in the LQFP48 package. The CPO1 pin is the output of Comparator1.
23	P2.4	PWM4 ^[2]	AD12		D, I/O	

Pin number	Symbol	Altern	Alternate Function		Type ^[1]	Description
LQFP48		1	2	3		
25	P2.5	PWM5 ^[2]	AD13		D, I/O	
26	P2.6	PWM6 ^[2]	AD14	CPO1	D, I/O	
27	P2.7	PWM7 ^[2]	AD15		D, I/O	
5	P3.0	RXD ^[2]		CPN1	I/O	PORT3: Port 3 is an 8-bit four mode output pin and two mode input. Its multifunction pins are
7	P3.1	TXD ^[2]		CPP1	I/O	for RXD, TXD, /INT0, /INT1, T0, T1, /WR, and /RD.
8	P3.2	/INT0	STADC	T0EX	I/O	The RXD/TXD pins are for UART0 function used.
9	P3.3	/INT1	MCLK	T1EX	I/O	The SDA/SCK pins are for I ² C function used. MCLK: EBI clock output pin.
10	P3.4	Т0	SDA		I/O	CKO: HCLK clock output
11	P3.5	T1	SCL		1/0	The STADC pin is for ADC external trigger input.
13	P3.6	/WR	ско	CPO0	1/0	The CPN1/CPP1 pins are for Comparator1 negative/positive inputs.
14	P3.7	/RD			I/O	The CPO0 pin is the output of Comparator0. The T0/T1 pins are for Timer0/1 external even counter input. The T0EX/T1EX pins are for external capture/reset trigger input of Timer0/1.
24	P4.0	PWM0 ^[2]		T2EX	I/O	PORT4: Port 4 is an 8-bit four mode output pin and two mode input. Its multifunction pins are
36	P4.1	PWM1 ^[2]		T3EX	I/O	for /CS, ALE, ICE_CLK and ICE_DAT. CS/ for EBI (External Bus Interface) used.
48	P4.2	PWM2 ^[2]			I/O	ALE (Address Latch Enable) is used to enable the address latch that separates the address
12	P4.3	PWM3 ^[2]			I/O	from the data on Port 0 and Port 2. The ICE_CLK/ICE_DAT pins are for JTAG-ICE
28	P4.4	/CS			I/O	function used. PWM0-3 can be used from P4.0-P4.3 when
29	P4.5	ALE			I/O	EBI is active. The T2EX/T3EX pins are for external
30	P4.6	ICE_CLK			I/O	capture/reset trigger input of Timer2/3.

NuMicro M0517LBN Technical Reference Manual

nuvoTon

Pin number	Symbol	Alterna	ate Funct		Type ^[1]	Description
LQFP48		1	2	3		
31	P4.7	ICE_DAT			I/O	

Table 4.2-1 NuMicro M0517LBN Pin Description

[1] I/O type description. I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pins, ST: Schmitt trigger.

[2] The pins features which are set by S/W. Only one-set pin can be used while S/W to set it.

5 FUNCTIONAL DESCRIPTION

5.1 ARM® Cortex[™]-M0 Core

The Cortex[™]-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread and Handler modes. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5-1 shows the functional controller of processor.




Figure 5-1 Functional Block Diagram

The implemented device provides:

A low gate count processor the features:

- The ARMv6-M Thumb[®] instruction set.
- Thumb-2 technology.
- ARMv6-M compliant 24-bit SysTick timer.
- A 32-bit hardware multiplier.
- The system interface supports little-endian data accesses.
- The ability to have deterministic, fixed-latency, interrupt handling.

- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling.
- C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface(C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers.
- Low power sleep-mode entry using Wait For Interrupt (WFI), Wait For Event(WFE) instructions, or the return from interrupt sleep-on-exit feature.

NVIC features:

- 32 external interrupt inputs, each with four levels of priority.
- Dedicated non-Maskable Interrupt (NMI) input.
- Support for both level-sensitive and pulse-sensitive interrupt lines
- Wake-up Interrupt Controller (WIC), supports ultra-low power sleep mode.

Debug support:

- Four hardware breakpoints.
- Two watchpoints.
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
- Single step and vector catch capabilities.

Bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
- Single 32-bit slave port that supports the DAP (Debug Access Port).

5.2 System Manager

5.2.1 Overview

The following functions are included in system manager section

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip module reset , multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

5.2.2 System Reset

The system reset includes one of the list below event occurs. For these reset event flags can be read by RSTSRC register.

- The Power-On Reset (POR)
- The low level on the /RESET pin
- Watchdog Time Out Reset (WDT)
- Low Voltage Reset (LVR)
- Brown-Out Detected Reset (BOD)
- CPU Reset
- Software one shot Reset

5.2.3 System Power Architecture

In this device, the power architecture is divided into three segments.

- Analog power from AV_{DD} and AV_{SS} provides the power for analog module operation.
- Digital power from V_{DD} and V_{SS} supplies the power to the internal regulator which provides a fixed 1.8V power for digital operation and I/O pins.

The outputs of internal voltage regulator, which is LDO, require an external capacitor which should be located close to the corresponding pin. The Figure 5.2.3-1 shows the power architecture of this device.




Figure 5.2.3-1 NuMicro M0517LBN Power Architecture Diagram

5.2.4 Whole System Memory Map

NuMicro M0517LBN provides a 4G-byte address space. The memory locations assigned to each on-chip modules are shown in Table 5.2-1. The detailed register memory addressing and programming will be described in the following sections for1 individual on-chip peripherals. NuMicro M0517LBN only supports little-endian data format.

Address Space	Token	Modules
Flash & SRAM Memory Space		
0x0000_0000 – 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x2000_0000 – 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4KB)
EBI Space (0x6000_0000 ~ 0x6001_I	FFFF)	
0x6000_0000 – 0x6001_FFFF	EBI_BA	External Memory Space (128KB)
AHB Modules Space (0x5000_0000 ·	– 0x501F_FFFF)	
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO (P0~P4) Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EBI_CTL_BA	EBI Control Registers (128KB)
APB Modules Space (0x4000_0000 -	~ 0x400F_FFFF)	
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watch-Dog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C_BA	I ² C Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers

0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
 0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
System Control Space (0xE000_E00	0 ~ 0xE000_EFFF)	
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 - 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers

Table 5.2-1 Address Space Assignments for On-Chip Modules

	M052/54/58/516		_			
GB		0xFFFF_FFFF	1			
	Reserved	I.		System Control		
		0xE000_F000	er.	System Timer Control	0xE000_E000	SCS_BA
	Custom Control	0xE000_EFFF				
	System Control	0xE000_E000	.			
		0xE000_E00F				
	Reserved	I.				
		0x6002_0000				
	EBI	0x6001_FFFF				
	CDI	0x6000_0000				
		0x5FFF_FFF				
	Reserved	I				
		0x5020_0000		AHB peripherals		
		0x501F_FFFF		EBI Control	0x5001_0000	EBI_CTL_BA
	АНВ	0x5000_0000		FMC	0x5000_C000	FLASH_BA
		0x4FFF_FFFF]	. GPIO Control	0x5000_4000	GPIO_BA
	Deserved			Interrupt Multiplexer Control	0x5000_0300	INT_BA
	Reserved	I		Clock Control	0x5000_0200	CLK_BA
ŀ		0x4020_0000		System Global Control	0x5000_0000	GCR_BA
		0x401F_FFFF				
	АРВ		4 i			
GB		0x4000_0000	-			
GB			-	APR peripherals		
GB	Reserved	0x4000_0000	-	APB peripherals	0x4015_0000	UART1 BA
GB	Reserved	0x4000_0000 0x3FFF_FFFF	-	UART1 Control	0x4015_0000 0x4014 0000	UART1_BA PWMB_BA
GB	Reserved	0x4000_0000 0x3FFF_FFFF 0x2000_1000	-	UART1 Control PWM4/5/6/7 Control	0x4014_0000	PWMB_BA
GB	Reserved	0x4000_0000 0x3FFF_FFFF	-	UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control	0x4014_0000 0x4011_0000	PWMB_BA TMR23_BA
GB	4 KB SRAM	0x4000_0000 0x3FFF_FFFF 0x2000_1000	-	UART1 Control PWM4/5/6/7 Control	0x4014_0000 0x4011_0000 0x400E_0000	PWMB_BA TMR23_BA ADC_BA
GB		0x4000_0000 0x3FFF_FFFF l 0x2000_1000 0x2000_0FFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control	0x4014_0000 0x4011_0000	PWMB_BA TMR23_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFFF l 0x2000_1000 0x2000_0FFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1	-	UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000 0x4003_4000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control SPI0 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000 0x4003_4000 0x4003_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA SPI0_BA
	4 KB SRAM (M052/M054/M058/M0516)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF 1		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control SPI0 Control I2C Control	0x4014_0000 0x4011_0000 0x400E_0000 0x4005_0000 0x4004_0000 0x4003_4000 0x4003_0000 0x4002_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA SPI0_BA I2C_BA
	4 KB SRAM (M052/M054/M058/M0516) Reserved 64 KB on-chip Flash (M0516)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF 1 0x0001_0000 0x0000_FFFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control SPI0 Control I2C Control Timer0/Timer1 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000 0x4003_4000 0x4003_0000 0x4002_0000 0x4001_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA SPI0_BA I2C_BA TMR01_BA
	4 KB SRAM (M052/M054/M058/M0516) Reserved 64 KB on-chip Flash (M0516) 32 KB on-chip Flash (M058)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF 1 0x0001_0000 0x0000_FFFF 0x0000_7FFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control SPI0 Control I2C Control Timer0/Timer1 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000 0x4003_4000 0x4003_0000 0x4002_0000 0x4001_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA SPI0_BA I2C_BA TMR01_BA
. GB).5 GI	4 KB SRAM (M052/M054/M058/M0516) Reserved 64 KB on-chip Flash (M0516)	0x4000_0000 0x3FFF_FFFF 1 0x2000_1000 0x2000_0FFF 1 0x2000_0000 0x1FFF_FFFF 1 0x0001_0000 0x0000_FFFF		UART1 Control PWM4/5/6/7 Control Timer2/Timer3 Control ADC Control COMP control UART0 Control PWM0/1/2/3 Control SPI1 Control SPI0 Control I2C Control Timer0/Timer1 Control	0x4014_0000 0x4011_0000 0x400E_0000 0x400D_0000 0x4005_0000 0x4004_0000 0x4003_4000 0x4003_0000 0x4002_0000 0x4001_0000	PWMB_BA TMR23_BA ADC_BA ACMP_BA UART0_BA PWMA_BA SPI1_BA SPI0_BA I2C_BA TMR01_BA

5.2.5 Whole System Memory Mapping Table

5.2.6 System Manager Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
GCR_BA = 0x	5000_0000		·	
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x1000_5200
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Resister1	0x0000_0000
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Resister2	0x0000_0000
BODCR	GCR_BA+0x18	R/W	Brown-Out Detector Control Register	0x0000_008X
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000
P4_MFP	GCR_BA+0x40	R/W	P4 multiple function and input type control register	0x0000_00C0
REGWRPROT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000

Part Device ID Code Register (PDID)

Register	Offset	R/W	Description	Reset Value
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x1000_5200 ^[1]

[1] Every part number has a unique default reset value.

31	30	29	28	27	26	25	24				
	PDID [31:24]										
23	22	21	20	19	18	17	16				
			PDID	[23:16]							
15	14	13	12	11	10	9	8				
	PDID [15:8]										
7	6	5	4	3	2	1	0				
	PDID [7:0]										

Bits	Descriptions	
[31:0]	PDID	Part Device Identification Number This register reflects device part number code. S/W can read this register to identify which device is used. M0517LBN PDID code is 0x1000_5A00.

System Reset Source Register (RSTSRC)

This register provides specific information for software to identify this chip's reset source from last operation.

Register	Offset	R/W	Description	Reset Value
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
RSTS_CPU	Reserved	RSTS_MCU	RSTS_BOD	RSTS_LVR	RSTS_WDT	RSTS_RES ET	RSTS_POR			

Bits	Descriptions	
[31:8]	Reserved	Reserved
		The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) 1 to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).
[7]	[7] RSTS_CPU	1 = The Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1.
		0 = No reset from CPU
		Software can write 1 to clear this bit to zero.
[6]	Reserved	Reserved
		The RSTS_MCU flag is set by the "reset signal" from the MCU Cortex_M0 kernel to indicate the previous reset source.
[5]	RSTS_MCU	1= The MCU Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register) in system control registers of Cortex_M0 kernel.
		0= No reset from MCU
		This bit is cleared by writing 1 to itself.

Publication Release Date: Sep.20, 2012 Revision V1.0

[4]	RSTS_BOD	 The RSTS_BOD flag is set by the "reset signal" from the Brown-Out Detector to indicate the previous reset source. 1= The Brown-Out Detector module had issued the reset signal to reset the system. 0= No reset from BOD Software can write 1 to clear this bit to zero.
		The RSTS_LVR flag is set by the "reset signal" from the Low-Voltage-Reset controller to indicate the previous reset source.
[3]	RSTS_LVR	1= The LVR module had issued the reset signal to reset the system.
		0= No reset from LVR
		Software can write 1 to clear this bit to zero.
		The RSTS_WDT flag is set by the "reset signal" from the Watchdog timer to indicate the previous reset source.
[2]	RSTS WDT	1= The Watchdog timer had issued the reset signal to reset the system.
[-]		0= No reset from Watchdog timer
		Software can write 1 to clear this bit to zero.
		The RSTS_RESET flag is set by the "reset signal" from the /RESET pin to indicate the previous reset source.
[1]	RSTS_RESE	1= The Pin /RESET had issued the reset signal to reset the system.
[1]	т	0= No reset from Pin /RESET
		Software can write 1 to clear this bit to zero.
		The RSTS_POR flag is set by the "reset signal", which is from the Power-On Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) is set, to indicate the previous reset source.
[0]	RSTS_POR	1= The Power-On-Reset (POR) or CHIP_RST had issued the reset signal to reset the system.
		0= No reset from POR or CHIP_RST
		Software can write 1 to clear this bit to zero.

Peripheral Reset Control Register1 (IPRSTC1)

Register	Offset	R/W	Description	Reset Value
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Register 1	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved		\searrow	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	Rese	erved		EBI_RST	Reserved	CPU_RST	CHIP_RST
-							

Bits	Descriptions					
[31:4]	Reserved	Reserved				
[3]	EBI_RST	 EBI Controller Reset (write-protected) Set these bit "1" will generate a reset signal to the EBI. User need to set this bit to "0" to release from the reset state 0 = EBI controller normal operation 1 = EBI controller reset 				
[2]	Reserved	Reserved				
[1]	CPU_RST	CPU kernel one shot reset (write-protected) Set this bit will reset the Cortex-M0 CPU kernel and Flash memory controller (FMC). This bit will automatically return to "0" after the 2 clock cycles 0= Normal 1= Reset CPU				
[0]	CHIP_RST	CHIP one shot reset (write-protected) Set this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will automatically return to "0" after the 2 clock cycles. The CHIP_RST is same as the POR reset, all the chip module is reset and the chip setting from flash are also reload				

0= Normal
1= Reset CHIP



Peripheral Reset Control Register2 (IPRSTC2)

Set these bit "1" will generate asynchronous reset signal to the correspond IP. User need to set bit to "0" to release IP from the reset state

Register	Offset	R/W	Description	Reset Value
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Register 2	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved			Reserved			
23	22	21	20	19	18	17	16
Reserved	ACMP_RST	PWM47_RST	PWM03_RST	Rese	erved	UART1_RST	UART0_RST
15	14	13	12	11	10	9	8
Res	Reserved		SPI0_RST		Reserved		I2C_RST
7	6	5	4	3	2	1	0
Reserved TI		TMR3_RST	TMR2_RST	TMR1_RST	TMR0_RST	GPIO_RST	Reserved

Bits	Descriptions	Descriptions				
[31:29]	Reserved	ved Reserved				
[28]	ADC_RST	ADC Controller Reset 0= ADC controller normal operation 1= ADC controller reset				
[27:22]	Reserved	Reserved				
[22]	ACMP_RST	Analog Comparator Controller Reset 1 = Analog Comparator controller reset 0 = Analog Comparator controller normal operation				
[21]	PWM47_RST	PWM4~7 controller Reset 0= PWM4~7 controller normal operation 1= PWM4~7 controller reset				
[20]	PWM03_RST	PWM0~3 controller Reset 0= PWM0~3 controller normal operation				

Publication Release Date: Sep.20, 2012 Revision V1.0

		1= PWM0~3 controller reset			
[19:18]	Reserved	Reserved			
[19.10]	Reserved	Reserveu			
• •		UART1 controller Reset			
[17]	UART1_RST	0= UART1 controller normal operation			
		1= UART1 controller reset			
		UART0 controller Reset			
[16]	UART0_RST	0= UART0 controller normal operation			
		1= UART0 controller reset			
[15:14]	Reserved	Reserved			
		SPI1 controller Reset			
[13]	SPI1_RST	0= SPI1 controller normal operation			
		1= SPI1 controller reset			
		SPI0 controller Reset			
[12]	SPI0_RST	0= SPI0 controller normal operation			
		1= SPI0 controller reset			
[11:9]	Reserved	Reserved			
		I ² C controller Reset			
[8]	I2C_RST	0= I ² C controller normal operation			
		1= I ² C controller reset			
[7:6]	Reserved	Reserved			
		Timer3 controller Reset			
[5]	TMR3_RST	0= Timer3 controller normal operation			
		1= Timer3 controller reset			
		Timer2 controller Reset			
[4]	TMR2_RST	0= Timer2 controller normal operation			
		1= Timer2 controller reset			
		Timer1 controller Reset			
[3]	TMR1_RST	0= Timer1 controller normal operation			
		1= Timer1 controller reset			
		Timer0 controller Reset			
[2]	TMR0_RST	0= Timer0 controller normal operation			
		1= Timer0 controller reset			

[1]	GPIO_RST	GPIO (P0~P4) controller Reset 0= GPIO controller normal operation 1= GPIO controller reset
[0]	Reserved	Reserved

Brown-Out Detector Control Register (BODCR)

Partial of the BODCR control registers values are initiated by the flash configuration and write-protected.

Register	Offset	R/W	Description	Reset Value
BODCR	GCR_BA+0x18	R/W	Brown-Out Detector Control Register	0x0000_008X

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
LVR_EN	BOD_OUT	BOD_LPM	BOD_INTF	BOD_RSTEN	BOD_VL		BOD_EN		

Bits	Descriptions	Descriptions					
[31:8]	Reserved	Reserved					
[7]	LVR_EN	 Low Voltage Reset Enable (write-protected) The LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default. 1 = Enabled Low Voltage Reset function – After enabling the bit, the LVR function will be active with 100uS delay for LVR output stable. (Default). 0 = Disabled Low Voltage Reset function 					
[6]	BOD_OUT	Brown-Out Detector output status 1 = Brown-Out Detector output status is 1. It means the detected voltage is lower than BOD_VL setting. If the BOD_EN is 0, BOD function disabled , this bit always responds 0 0 = Brown-Out Detector output status is 0. It means the detected voltage is higher than BOD_VL setting or BOD_EN is 0					
[5]	BOD_LPM	Brown-Out Detector Low power Mode (write-protected) 1= Enable the BOD low power mode					

r		0 DOD energete in normal m	anda (defeult)					
		0= BOD operate in normal m	node (default) 100uA in normal mode, the low	power mode can reduce the				
		current to about 1/10 but slo						
		Brown-Out Detector Interru	ipt Flag					
[4]	BOD_INTF	BOD_VL setting or the V _{DD} i	ctor detects the V _{DD} is dropped s raised up through the voltage nterrupt is requested if Brown-O	of BOD_VL setting, this bit is				
	_	0 = Brown-Out Detector do through the voltage of BOD_	es not detect any voltage draf VL setting.	it at V_{DD} down through or up				
		Software can write 1 to clear	r this bit to zero.					
		Brown-Out Reset Enable (write-protected)						
		1 = Enable the Brown-Out "R	RESET" function					
		While the Brown-Out Detector function is enabled (BOD_EN high) and BOD reset function is enabled (BOD_RSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BOD_OUT high).						
[3]	BOD_RSTEN	0 = Enable the Brown-Out "INTERRUPT" function						
		While the BOD function is enabled (BOD_EN high) and BOD interrupt function is enabled (BOD_RSTEN low), BOD will assert an interrupt if BOD_OUT is high. BOD interrupt will keep till to the BOD_EN set to 0. BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BOD_EN low).						
		The default value is set by fla	ash controller user configuration	register config0 bit[20].				
		Brown-Out Detector Thresl	hold Voltage Selection (write-	protected)				
		The default value is set by fl	ash controller user configuration	register config0 bit[22:21]				
		BOV_VL[1]	BOV_VL[0]	Brown-Out voltage				
[2:1]	BOD_VL	1	1	4.3V				
		1	0	3.7V				
		0	1	2.7V				
		0	0	2.2V				
		Brown-Out Detector Enabl	e (write-protected)					
101		The default value is set by fl	ash controller user configuration	register config0 bit[23]				
[0]	BOD_EN	1 = Brown-Out Detector func	tion is enabled					
		0 = Brown-Out Detector func	tion is disabled					

Temperature Sensor Control Register (TEMPCR)

Register	Offset	R/W	Description	Reset Value
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved							VTEMP_EN		
-									

Bits	Descriptions				
[31:1]	Reserved	Reserved			
		Temperature sensor Enable			
		This bit is used to enable/disable temperature sensor function.			
		1 = Enabled temperature sensor function			
[0]	VTEMP_EN	0 = Disabled temperature sensor function (default)			
		After this bit is set to 1, the value of temperature can get from ADC conversion result by ADC channel selecting channel 7 and alternative multiplexer channel selecting temperature sensor. Detail ADC conversion function please reference ADC function chapter.			

Power-On-Reset Control Register (PORCR)

Register	Offset	R/W	Description	Reset Value
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	POR_DIS_CODE[15:8]								
7	6	5	4	3	2	1	0		
	POR_DIS_CODE[7:0]								

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	POR_DIS_C ODE	Power-On-Reset enable control (write-protected) When power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. If set the POR_DIS_CODE equal to 0x5AA5 , the POR reset function will be disabled and the POR function will reactive till the power voltage is lower to set the POR_DIS_CODE to another value or reset by chip other reset function. Include:
		/RESET, Watch dog, LVR reset BOD reset, ICE reset command and the software-chip reset function.

Multiple Function Port0 Control Register (P0_MFP)

Register	Offset	R/W	Description	Reset Value
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P0_TYPE[7:0]									
15	15 14 13 12 11 10 9 8									
			P0_AL	.T[7:0]						
7	6	5	4	3	2	1	0			
	P0_MFP[7:0]									
				$\langle \rangle$						

Bits	Descriptions								
[31:24]	Reserved	Reserved	\mathbf{V}						
[23:16]	P0_TYPEn	1= Enable P0[0[7:0] input Schmitt Trigger function Enable = Enable P0[7:0] I/O input Schmitt Trigger function. = Disable P0[7:0] I/O input Schmitt Trigger function.						
			function Selection on of P0.7 is deper P0_MFP[7]	nd on P0_MFP[7] and P	0_ALT[7].				
[15]	P0_ ALT[7]	0	0	P0.7	-				
		0	1	AD7(EBI)					
		1	0	SPICLK1(SPI1)					
		1	1	Reserved					
[14]	P0_ ALT[6]		function Selection on of P0.6 depends	s on P0_MFP[6] and P0	9_ALT[6].				

- 42 -

Revision V1.0

		î		•	
		P0_ALT[6]	P0_MFP[6]	P0.6 function	
		0	0	P0.6	
		0	1	AD6(EBI)	
		1	0	MISO_1(SPI1)	
		1	1	Reserved	
		P0.5 alternate f	unction Selection		
		The pin function	n of P0.5 is depend	on P0_MFP[5] and P0)_ALT[5].
		P0_ALT[5]	P0_MFP[5]	P0.5 function	
[13]	P0_ ALT[5]	0	0	P0.5	
		0	1	AD5(EBI)	×
		1	0	MOSI_1(SPI1)	
		1	1	Reserved	
		P0.4 alternate f	unction Selection		
				on P0_MFP[4] and P0_	_ALT[4].
		P0_ALT[4]	P0_MFP[4]	P0.4function	
[12]	P0_ ALT[4]	0	0	P0.4	
		0	1	AD4(EBI)	
		1	0	SPISS1(SPI1)	
			1	Reserved	
		P0.3 alternate f	unction Selection		
		The pin function	n of P0.3 depends o	on P0_MFP[3] and P0_	_ALT[3].
		P0_ALT[3]	P0_MFP[3]	P0.3function	
[11]	P0_ ALT[3]	0	0	P0.3	
		0	1	AD3(EBI)	
		1	0	RTS0(UART0)	
		1	1	RXD	

		P0.2 alternate fi	unction Selection		
				P0_MFP[2] and P0_ALT[2].
		P0_ALT[2]	P0_MFP[2]	P0.2function	
[10]	P0_ ALT[2]	0	0	P0.2	
		0	1	AD2(EBI)	
		1	0	CTS0(UART0)	
		1	1	TXD	
			unction Selection of P0.1 depends or	P0_MFP[1] and P0_ALT[1	ŀ
		P0_ALT[1]	P0_MFP[1]	P0.1function	
[9]	P0_ ALT[1]	0	0	P0.1	
		0	1	AD1(EBI)	
		1	0	RTS1(UART1)	
		1	1	RXD1	
			unction Selection of P0.0 depends or	n P0_MFP[0] and P0_ALT[0].
		P0_ALT[0]	P0_MFP[0]	P0.0function	
[8]	P0_ ALT[0]	0	0	P0.0	
		0	1	AD0(EBI)	
		1	0	CTS1(UART1)	
		1	1	TXD1	
[7:0]	P0_MFP[7:0]	-		P0_MFP and P0_ALT.	

Multiple Function Port1 Control Register (P1_MFP)

Register	Offset	R/W	Description	Reset Value
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P1_TYPE[7:0]									
15	15 14 13 12 11 10 9 8									
			P1_AL	.T[7:0]		-				
7	6	5	4	3	2	1	0			
	P1_MFP[7:0]									
				$\langle \rangle$						

Bits	Descriptions	IS							
[31:24]	Reserved	Reserved							
[23:16]	P1_TYPEn	1= Enable P1[7:	1[7:0] input Schmitt Trigger function Enable = Enable P1[7:0] I/O input Schmitt Trigger function. = Disable P1[7:0] I/O input Schmitt Trigger function.						
	\bigcirc		function Selection of P1.7 depends o P1_MFP[7]	P1_MFP[7] and P1_AL	r[7].				
[15]	P1_ ALT[7]	0	0	P1.7	-				
		0	1	AIN7(ADC)					
		1	0	SPICLK0(SPI0)					
		1	1	Reserved					
[14]	P1_ ALT[6]		P1.6 alternate function Selection The pin function of P1.6 depends on P1_MFP[6] and P1_ALT[6].						

-		l .		-	-
		P1_ALT[6]	P1_MFP[6]	P1.6 function	
		0	0	P1.6	
		0	1	AIN6(ADC)	
		1	0	MISO_0(SPI0)	
		1	1	Reserved	
		P1.5 alternate fun		P1_MFP[5] and P1_ALT	[5]
					[J].
		P1_ALT[5]	P1_MFP[5]	P1.5 function	
[13]	P1_ ALT[5]	0	0	P1.5	Y
		0	1	AIN5(ADC)	
		1	0	MOSI_0(SPI0)	
		1	1	CPP0	
		P1.4 alternate fun	ction Selection	Y	
		The pin function o	of P1.4 depends on I	P1_MFP[4] and P1_ALT	[4].
		P1_ALT[4]	P1_MFP[4]	P1.4function	
[12]	P1_ALT[4]	0	0	P1.4	
		0	1	AIN4(ADC)	
		1	0	SPISS0(SPI0)	
		1	1	CPN0	
		P1.3 alternate fun	ction Selection		
		The pin function o	f P1.3 depends on I	P1_MFP[3] and P1_ALT	[3].
		P1_ALT[3]	P1_MFP[3]	P1.3function	
[11]	P1_ ALT[3]	0	0	P1.3	
		0	1	AIN3(ADC)	
		1	0	TXD1(UART1)	
		1	1	Reserved	
[10]	P1_ALT[2]	P1.2 alternate fun	ction Selection		

Publication Release Date: Sep.20, 2012 Revision V1.0

		The pin function	of P1.2 depends on	P1_MFP[2] and P1_ALT	[2].
		P1_ALT[2]	P1_MFP[2]	P1.2function	
		0	0	P1.2	
		0	1	AIN2(ADC)	
		1	0	RXD1(UART1)	
		1	1	Reserved	
		P1.1 alternate fur The pin function		P1_MFP[1] and P1_ALT	[1].
		P1_ALT[1]	P1_MFP[1]	P1.1function	
[9]	P1_ ALT[1]	0	0	P1.1	7
		0	1	AIN1(ADC)	
		1	0	T3(Timer3)	
		1	1	nWRH	
		P1.0 alternate fur The pin function		P1_MFP[0] and P1_ALT	[0].
		P1_ALT[0]	P1_MFP[0]	P1.0function	
[8]	P1_ ALT[0]	0	0	P1.0	
		0	1	AIN0(ADC)	
		1	0	T2(Timer2)	
		1	1	nWRL	
		P1 multiple functi	on Selection		
[7:0]	P1_MFP[7:0]		of P1 is depending of for details description	on P1_MFP and P1_ALT	

Multiple Function Port2 Control Register (P2_MFP)

Register	Offset	R/W	Description	Reset Value
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P2_TYPE[7:0]									
15	14	13	12	11	10	9	8			
			P2_AL	.T[7:0]						
7	6	5	4	3	2	1	0			
	P2_MFP[7:0]									
				\bigcirc						

Bits	Descriptions								
[31:24]	Reserved	Reserved	Reserved						
[23:16]	P2_TYPEn	1= Enable P2[7:	P2[7:0] input Schmitt Trigger function Enable 1= Enable P2[7:0] I/O input Schmitt Trigger function. 0= Disable P2[7:0] I/O input Schmitt Trigger function.						
		The pin function	-	n P2_MFP[7] and P2_ALT[7].					
		P2_ALT[7]	P2_MFP[7]	P2.7 function					
[15]	P2_ ALT[7]	0	0	P2.7					
[]		0	1	AD15(EBI)					
		1	0	PWM7(PWM generator 6)					
		1	1	Reserved					
[14]	P2_ ALT[6]	P2.6 alternate fu	Inction Selection						

Publication Release Date: Sep.20, 2012
Revision V1.0

		The pin function	of P2.6 depends on	P2_MFP[6] and P2_ALT	[6].		
		P2_ALT[6]	P2_MFP[6]	P2.6 function			
		0	0	P2.6			
		0	1	AD14(EBI)			
		1	0	PWM6(PWM generator 6)			
		1	1	CPO1			
		P2.5 alternate fu The pin function		P2_MFP[5] and P2_ALT	[5].		
		P2_ALT[5]	P2_MFP[5]	P2.5 function			
[13]	P2_ ALT[5]	0	0	P2.5			
[.0]		0	1	AD13(EBI)			
		1	0	PWM5(PWM generator 4)			
		1		Reserved			
		P2.4 alternate fu	nction Selection				
		The pin function of P2.4 depends on P2_MFP[4] and P2_ALT[4].					
		P2_ALT[4]	P2_MFP[4]	P2.4function			
[12]	P2_ ALT[4]	0	0	P2.4			
		0	1	AD12(EBI)			
		1	0	PWM4(PWM generator 4)			
		1	1	Reserved			
		P2.3 alternate fu	nction Selection				
		The pin function	of P2.3 depends on	P2_MFP[3] and P2_ALT	[3].		
[11]	P2_ ALT[3]	P2_ALT[3]	P2_MFP[3]	P2.3function			
		0	0	P2.3			
		0	1	AD11(EBI)			

r					-			
		1	0	PWM3(PWM generator 2)				
		1	1	Reserved				
			P2.2 alternate function Selection The pin function of P2.2 depends on P2_MFP[2] and P2_ALT[2].					
		P2_ALT[2]	P2_MFP[2]	P2.2function				
[10]	P2_ ALT[2]	0	0	P2.2				
		0	1	AD10(EBI)				
		1	0	PWM2(PWM generator 2)				
		1	1	Reserved				
		P2.1 alternate fun The pin function o		P2_MFP[1] and P2_ALT	[1].			
	P2_ ALT[1]	P2_ALT[1]	P2_MFP[1]	P2.1function				
[9]		0	0	P2.1				
		0		AD9(EBI)				
		1	0	PWM1(PWM generator 0)				
			1	Reserved				
		P2.0 alternate fun The pin function o		P2_MFP[0] and P2_ALT	[0].			
		P2_ALT[0]	P2_MFP[0]	P2.0function				
[8]	P2_ ALT[0]	0	0	P2.0				
		0	1	AD8(EBI)				
		1	0	PWM0(PWM generator 0)				
		1	1	Reserved				
[7:0]	P2_MFP[7:0]		P2 multiple function Selection The pin function of P2 depends on P2_MFP and P2_ALT.					

Refer to P2_ALT for details descriptions.

Multiple Function Port3 Control Register (P3_MFP)

Register	Offset	R/W	Description	Reset Value
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P3_TYPE[7:0]									
15	14	13	12	11	10	9	8			
	P3_ALT[7:0]									
7	6	5	4	3	2	1	0			
	P3_MFP[7:0]									

Bits	Descriptions	Descriptions						
[31:24]	Reserved	Reserved	Y					
[23:16]	P3_TYPEn	1= Enable P3[7:0]	P3[7:0] input Schmitt Trigger function Enable 1= Enable P3[7:0] I/O input Schmitt Trigger function. 0= Disable P3[7:0] I/O input Schmitt Trigger function.					
		P3.7 alternate fun The pin function c	nction Selection of P3.7 is depend on	T[7].				
		P3_ALT[7]	P3_MFP[7]	P3.7 function				
[15]	P3_ ALT[7]	0	0	P3.7				
		0	1	RD(EBI)				
		1	x	Reserved				
[14]	P3_ ALT[6]	P3.6 alternate function Selection The pin function of P3.6 depends on P3_MFP[6] and P3_ALT[6].						
		P3_ALT[6]	P3_MFP[6]	P3.6 function				

		0	0	P3.6					
		0	1	WR(EBI)					
		1	0	CKO(Clock Driver output)					
		1	1	CPO0					
		P3.5 alternate fun		P3_MFP[5] and P3_ALT	[6]				
		The pin function of	1 P3.5 depends on	P3_MFP[5] and P3_ALT	[ɔ].				
		P3_ALT[5]	P3_MFP[5]	P3.5 function					
[13]	P3_ ALT[5]	0	0	P3.5	$\mathbf{\nabla}$				
		0	1	T1(Timer1)	Y.				
		1	0	SCL(I2C)					
		1	1	Reserved					
		P3.4 alternate function Selection							
	P3_ ALT[4]	The pin function of P3.4 depends on P3_MFP[4] and P3_ALT[4].							
		P3_ALT[4]	P3_MFP[4]	P3.4function					
[12]		0	0	P3.4					
		0	1	T0(Timer0)					
		1	0	SDA(I ² C)					
		1	1	Reserved					
		P3.3 alternate fun	ction Selection						
				P3_MFP[3] and P3_ALT	[3].				
		P3_ALT[3]	P3_MFP[3]	P3.3function					
[11]	P3_ ALT[3]	0	0	P3.3					
		0	1	/INT1					
		1	0	MCLK(EBI)					
		1	1	T1EX					
[10]	P3_ ALT[2]		P3.2 alternate function Selection The pin function of P3.2 depends on P3_MFP[2] and P3_ALT[2].						

Publication Release Date: Sep.20, 2012 Revision V1.0

		P3_ALT[2]	P3_MFP[2]	P3.2function			
		0	0	P3.2			
		0	1	/INT0			
		1	0	TOEX			
		1	1	Reserved			
		P3.1 alternate fun The pin function o		P3_MFP[1] and P3_ALT	[1].		
		P3_ALT[1]	P3_MFP[1]	P3.1function			
[9]	P3_ ALT[1]	0	0	P3.1			
		0	1	TXD(UART0)			
		1	0	CPP1(CMP)			
		1	1	Reserved			
		P3.0 alternate function Selection The pin function of P3.0 depends on P3_MFP[0] and P3_ALT[0].					
		P3_ALT[0]	P3_MFP[0]	P3.0function			
[8]	P3_ALT[0]	0	0	P3.0			
		0	1	RXD(UART0)			
		1	0	CPN1(CMP)			
		1	1	Reserved			
		P3 multiple function Selection					
[7:0]	P3_MFP[7:0]	The pin function o	f P3 is depending o	n P3_MFP and P3_ALT			
		Refer to P3_ALT for details descriptions.					

Multiple Function Port4 Control Register (P4_MFP)

Register	Offset	R/W	Description	Reset Value
P4_MFP	GCR_BA+0x40	R/W	P4 multiple function and input type control register	0x0000_00C0

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	P4_TYPE[7:0]								
15	14	13	12	11	10	9	8		
	P4_ALT[7:0]								
7	6	5	4	3	2	1	0		
P4_MFP[7:0]									

Bits	Descriptions	Descriptions							
[31:24]	Reserved	Reserved	Reserved						
[23:16]	P4_TYPEn	1= Enable P4[7:	P4[7:0] input Schmitt Trigger function Enable 1= Enable P4[7:0] I/O input Schmitt Trigger function enable 0= Disable P4[7:0] I/O input Schmitt Trigger function disable						
	\mathbf{C}	P4.7 alternate function Selection The pin function of P4.7 depends on P4_MFP[7] and P4_ALT[7].							
[15]	P4_ ALT[7]	P4_ALT[7]	P4_MFP[7]	P4.7 function P4.7	-				
		0	1	ICE_DAT(ICE)					
		1	x	Reserved]				
[14]	P4_ ALT[6]		P4.6 alternate function Selection The pin function of P4.6 depends on P4_MFP[6] and P4_ALT[6].						

		h				
		P4_ALT[6]	P4_MFP[6]	P4.6 function		
		0	0	P4.6		
		0	1	ICE_CLK(ICE)		
		1	x	Reserved		
		P4.5 alternate fun The pin function o		P4_MFP[5] and P4_ALT	[5].	
		P4_ALT[5]	P4_MFP[5]	P4.5 function		
[13]	P4_ ALT[5]	0	0	P4.5		
		0	1	ALE(EBI)		
		1	x	Reserved		
		P4.4 alternate fun The pin function o		P4_MFP[4] and P4_ALT	[4].	
	P4_ ALT[4]	P4_ALT[4]	P4_MFP[4]	P4.4 function		
[12]		0	0	P4.4		
		0	1	/CS(EBI)		
		1	x	Reserved		
		P4.3 alternate function Selection The pin function of P4.3 depends on P4_MFP[3] and P4_ALT[3].				
		P4_ALT[3]	P4_MFP[3]	P4.3 function		
[11]	P4_ ALT[3]	0	0	P4.3		
		0	1	PWM3(PWM generator 2)		
		1	x	Reserved		
		P4.2 alternate fun				
[10]		The pin function o	f P4.2 depends on I	P4_MFP[2] and P4_ALT	[2].	
[10]	P4_ ALT[2]	P4_ALT[2]	P4_MFP[2]	P4.2 function		
		0	0	P4.2		

		1						
		0	1	PWM2(PWM generator 2)				
		1	x	Reserved				
		P4.1 alternate function Selection The pin function of P4.1 depends on P4_MFP[1] and P4_ALT[1].						
		P4_ALT[1]	P4_MFP[1]	P4.1 function				
[9]	P4_ ALT[1]	0	0	P4.1				
		0	1	PWM1(PWM generator 0)				
		1	0	T3EX				
		1	1	Reserved				
		P4.0 alternate function Selection The pin function of P4.0 depends on P4_MFP[0] and P4_ALT[0].						
	P4_ALT[0]	P4_ALT[0]	P4_MFP[0]	P4.0 function				
[8]		0	0	P4.0				
[0]		0		PWM0(PWM generator 0)				
		1	0	T2EX				
	_		1	Reserved				
		P4 multiple function	on Selection					
[7:0]	P4_MFP[7:0]			n P4_MFP and P4_ALT				
		The pin function of P4 is depending on P4_MFP and P4_ALT. Refer to P4_ALT for details descriptions.						

Register Write-Protection Control Register (REGWRPROT)

Some of the system control registers need to be protected to avoid inadvertent write and disturb the chip operation. These system control registers are protected after the power on reset till user to disable register protection. For user to program these protected registers, a register protection disable sequence needs to be followed by a special programming. The register protection disable sequence is writing the data "59h", "16h" "88h" to the register REGWRPROT address at 0x5000_0100 continuously. Any different data value, different sequence or any other write to other address during these three data writing will abort the whole sequence.

After the protection is disabled, user can check the protection disable bit at address 0x5000_0100 bit0, "1" is protection disable, "0" is protection enable. Then user can update the target protected register value and then write any data to the address "0x5000_0100" to enable register protection.

Write this register to disable/enable register protection, and reading it to get the REGPROTDIS status.

Register	Offset	R/W	Description	Reset Value
REGWRPROT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
		$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	Rese	erved					
7	6	5	4	3	2	1	0		
REGWRPROT[7:1]						REGWRPR OT [0] REGPROTD IS			

Bits	Descriptions	Descriptions			
[31:16]	Reserved	Reserved			
[7:0]	REGWRPRO T	Register Write-Protected Code (Write Only) Programming a write-protected register, must remove write-protected function by			

Publication Release Date: Sep.20, 2012 Revision V1.0

		programming a sequer	nce of value "59h", '	16h", "88h" to this field.					
			After this sequence is completed, the REGPROTDIS bit will be set to 1 and write- protected registers can be normal written.						
		Register Write-Pro	tected Disable i	ndex (Read only)					
		1 = Protection is disabl	ed for writing prote	cted registers					
		0 = Protection is enable register is ignored.	ed for writing protec	cted registers. Any write to the protected					
		The Write-Protected re	gisters are listed in	the table below:					
		Registers	Address	Note					
		IPRSTC1	0x5000_0008						
		BODCR	0x5000_0018						
		PORCR	0x5000_0024						
		PWRCON	0x5000_0200	bit[6] is not protected for power wake-up interrupt clear					
[0]	REGPROTDI S	APBCLK bit[0]	0x5000_0208	bit[0] is watch dog clock enable					
		CLKSEL0	0x5000_0210	HCLK and CPU STCLK clock source select					
		CLKSEL1 bit[1:0]	0x5000_0214	Watch dog clock source select					
		NMI_SEL bit[8]	0x5000_0380	NMI interrupt enable					
		ISPCON	0x5000_C000	Flash ISP Control					
		ISPTRG	0x5000_C010	ISP Trigger Control					
		WTCR	0x4000_4000	Watchdog Timer Control					
		FATCON	0x5000_C018	Flash Access Time Control					
	\bigcirc		s which are write-p	Flash Access Time Control protected, will be noted as" (write-prote					

5.2.7 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

5.2.7.1 System Timer Control Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
SCS_BA = 0xE	SCS_BA = 0xE000_E000						
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status Register 0x00				
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload value Register	0xXXXX_XXXX			
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current value Register	0xXXXX_XXXX			

SysTick Control and Status (SYST_CSR)

Register	Offset	R/W	Description	Reset Value
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved						COUNTFLA G		
15	14	13	12	11	10	9	8		
			Rese	erved	Y				
7	6	5	4	3	2	1	0		
		Reserved			CLKSRC	TICKINT	ENABLE		

Bits	Descriptions	
[31:17]	Reserved	Reserved
[16]	COUNTFLAG	Returns 1 if timer counted to 0 since last time this register was read. COUNTFLAG is set by a count transition from 1 to 0. COUNTFLAG is cleared on read or by a write to the Current Value register.
[15:3]	Reserved	Reserved
[2]	CLKSRC	1= Core clock used for SysTick. 0= Clock source is optional, refer to <u>STCLK_S</u> .
[1]	TICKINT	 1= Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended. 0= Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred.
[0]	ENABLE	1= The counter will operate in a multi-shot manner 0= The counter is disabled

SysTick Reload Value Register (SYST_RVR)

Register	Offset	R/W	Description	Reset Value
SYST_RVR	SCS_BA+0x014	R/W	SysTick Reload Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	RELOAD[23:16]							
15	14	13	12	11	10	9	8	
	RELOAD[15:8]							
7	6	5	4	3	2	1	0	
	RELOAD[7:0]							

Bits	Descriptions	escriptions					
[31:24]	Reserved	Reserved					
[23:0]	RELOAD	Value to load into the Current Value register when the counter reaches 0.					

SysTick Current Value Register (SYST_CVR)

Register	Offset	R/W	Description	Reset Value
SYST_CVR	SCS_BA+0x 018	R/W	SysTick Current Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	CURRENT [23:16]								
15	14	13	12	11	10	9	8		
	CURRENT [15:8]								
7	6	5	4	3	2	1	0		
	CURRENT[7:0]								

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	CURRENT	Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0.

5.2.8 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)". It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents "ARM[®] Cortex[™]-M0 Technical Reference Manual" and "ARM[®] v6-M Architecture Reference Manual".

5.2.8.1 Exception Model and System Interrupt Map

The Table 5.2-3 lists the exception model supported by NuMicro M0517LBN. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Number	Vector Address	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description	Power Down Wakeup
1-15					System exceptions	
16	0x40	0	BOD_OUT	Brown- Out	Brown-Out low voltage detected interrupt	Yes
17	0x44	1	WDT_INT	WDT	Watch Dog Timer interrupt	Yes
18	0x48	2	EINTO	GPIO	External signal interrupt from P3.2 pin	Yes
19	0x4C	3	EINT1	GPIO	External signal interrupt from P3.3 pin	Yes
20	0x50	4	GP01_INT	GPIO	External signal interrupt from P0[7:0] / P1[7:0]	Yes
21	0x54	5	GP234_INT	GPIO	External interrupt from P2[7:0]/P3[7:0]/P4[7:0], except P32 and P33	Yes
22	0x58	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt	No
23	0x5C	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt	No
24	0x60	8	TMR0_INT	TMR0	Timer 0 interrupt	No
25	0x64	9	TMR1_INT	TMR1	Timer 1 interrupt	No
26	0x68	10	TMR2_INT	TMR2	Timer 2 interrupt	No
27	0x6C	11	TMR3_INT	TMR3	Timer 3 interrupt	No
28	0x70	12	UART0_INT	UART0	UART0 interrupt	Yes
29	0x74	13	UART1_INT	UART1	UART1 interrupt	Yes
30	0x78	14	SPI0_INT	SPI0	SPI0 interrupt	No

31	0x7C	15	SPI1_INT	SPI1	SPI1 interrupt	No
32-33	0x80-0x84	16-17	-	-	-	-
34	0x88	18	I2C_INT	l ² C	I ² C interrupt	No
35-40	0x8C-0xA0	19-24	-	-	-	-
41	0xA4	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt	Yes
42-43	0xA8- 0xAC	26-27	-	-	-	-
44	0xB0	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake up from power-down state	Yes
45	0xB4	29	ADC_INT	ADC	ADC interrupt	No
46-47	0xB8- 0xBC	30-31	-	-	-	

Table 5.2-2 System Interrupt Map

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4~10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 5.2-3 Exception Model

Publication Release Date: Sep.20, 2012 Revision V1.0

5.2.8.2 Vector Table

When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 5.2-4 Vector Table Format

5.2.8.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

5.2.8.4 NVIC Control Registers

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0xE	000_E000			
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Priority Control Register	0x0000_0000
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Priority Control Register	0x0000_0000
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Priority Control Register	0x0000_0000
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Priority Control Register	0x0000_0000
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Priority Control Register	0x0000_0000
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Priority Control Register	0x0000_0000
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Priority Control Register	0x0000_0000
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Priority Control Register	0x0000_0000

IRQ0 ~ IRQ31 Set-Enable Control Register (NVIC_ISER)

Register	Offset	R/W	Description	Reset Value
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	SETENA[31:24]							
23	22	21	20	19	18	17	16	
	SETENA [23:16]							
15	14	13	12	11	10	9	8	
	SETENA [15:8]							
7	6	5	4	3	2	1	0	
	SETENA[7:0]							

Bits	Descriptions	
[31:0]	SETENA	Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 1 will enable the associated interrupt. Writing 0 has no effect. The register reads back with the current enable state.

IRQ0 ~ IRQ31 Clear-Enable Control Register (NVIC_ICER)

Register	Offset	R/W	Description	Reset Value
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
CLRENA[31:24]								
23	22	21	20	19	18	17	16	
CLRENA [23:16]								
15	14	13	12	11	10	9	8	
CLRENA [15:8]								
7	6	5	4	3	2	1	0	
CLRENA[7:0]								

Bits	Descriptions	
[31:0]	CLRENA	Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from $16 \sim 47$).
		Writing 1 will disable the associated interrupt. Writing 0 has no effect.
		The register reads back with the current enable state.

IRQ0 ~ IRQ31 Set-Pending Control Register (NVIC_ISPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
SETPEND[31:24]								
23	22	21	20	19	18	17	16	
SETPEND [23:16]								
15	14	13	12	11	10	9	8	
SETPEND [15:8]								
7	6	5	4	3	2	1	0	
	SETPEND [7:0]							

Bits	Descriptions	
[31:0]	SETPEND	Writing 1 to a bit pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.

IRQ0 ~ IRQ31 Clear-Pending Control Register (NVIC_ICPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
CLRPEND [31:24]									
23	22	21	20	19	18	17	16		
CLRPEND [23:16]									
15	14	13	12	11	10	9	8		
CLRPEND [15:8]									
7	6	5	4	3	2	1	0		
CLRPEND [7:0]									

Bits	Descriptions	
[31:0]	CLRPEND	Writing 1 to a bit un-pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.

Publication Release Date: Sep.20, 2012
Revision V1.0

IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC_IPR0)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PR	I_3	Reserved					
23	22	21	20	19	18	17	16
PRI_2		Reserved					
15	14	13	12	11	10	9	8
PR	I_1			Rese	erved	7	
7	6	5 4 3 2 1 0					
PR	I_0	Reserved					

Bits	Descriptions	Descriptions							
[31:30]	PRI_3	Priority of IRQ3 "0" denotes the highest priority and "3" denotes lowest priority							
[23:22]	PRI_2	Priority of IRQ2 "0" denotes the highest priority and "3" denotes lowest priority							
[15:14]	PRI_1	Priority of IRQ1 "0" denotes the highest priority and "3" denotes lowest priority							
[7:6]	PRI_0	Priority of IRQ0 "0" denotes the highest priority and "3" denotes lowest priority							

IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC_IPR1)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_7		Reserved					
23	22	21	20	19	18	17	16
PRI_6		Reserved					
15	14	13	12	11	10	9	8
PR	I_5			Rese	erved	Y	
7	6	5	4	3	2	1	0
PR	I_4	Reserved					

Bits	Descriptions	
[31:30]	PRI_7	Priority of IRQ7 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_6	Priority of IRQ6. "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_5	Priority of IRQ5 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_4	Priority of IRQ4 "0" denotes the highest priority and "3" denotes lowest priority

IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC_IPR2)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000

17	16				
Reserved					
9	8				
Ň					
1	0				
Reserved					
	9				

Bits	Descriptions	escriptions							
[31:30]	PRI_11	Priority of IRQ11 "0" denotes the highest priority and "3" denotes lowest priority							
[23:22]	PRI_10	Priority of IRQ10 "0" denotes the highest priority and "3" denotes lowest priority							
[15:14]	PRI_9	Priority of IRQ9 "0" denotes the highest priority and "3" denotes lowest priority							
[7:6]	PRI_8	Priority of IRQ8 "0" denotes the highest priority and "3" denotes lowest priority							

IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC_IPR3)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_15 Reserved							
23	22	21	20	19	18	17	16
PRI_14		Reserved					
15	14	13	12	11	10	9	8
PRI	PRI_13		Reserved				
7	6	5	4	3	2	1	0
PRI	_12		Reserved				

Bits	Descriptions	
[31:30]	PRI_15	Priority of IRQ15 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_14	Priority of IRQ14 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_13	Priority of IRQ13 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_12	Priority of IRQ12 "0" denotes the highest priority and "3" denotes lowest priority

- 78 -

IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC_IPR4)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR4	SCS_BA+ 0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	_19	Reserved						
23	22	21	20	19	18	17	16	
PRI	PRI_18		Reserved					
15	14	13	12	11	10	9	8	
PRI	_17			Rese	erved	7		
7	6	5	4	3	2	1	0	
PRI	_16	Reserved						

Bits	Descriptions	Descriptions							
[31:30]	PRI_19	Priority of IRQ19 "0" denotes the highest priority and "3" denotes lowest priority							
[23:22]	PRI_18	Priority of IRQ18 "0" denotes the highest priority and "3" denotes lowest priority							
[15:14]	PRI_17	Priority of IRQ17 "0" denotes the highest priority and "3" denotes lowest priority							
[7:6]	PRI_16	Priority of IRQ16 "0" denotes the highest priority and "3" denotes lowest priority							

IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC_IPR5)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR5	SCS _BA + 0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	PRI_23		Reserved					
23	22	21	20	19	18	17	16	
PRI	PRI_22		Reserved					
15	14	13	12	11	10	9	8	
PRI	_21		Reserved					
7	6	5	4	3	2	1	0	
PRI	_20	Reserved						

Bits	Descriptions	
DIIS	Descriptions	
[31:30]	PRI_23	Priority of IRQ23 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_22	Priority of IRQ22 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_21	Priority of IRQ21 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_20	Priority of IRQ20 "0" denotes the highest priority and "3" denotes lowest priority

IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC_IPR6)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	PRI_27		Reserved					
23	22	21	20	19	18	17	16	
PRI	_26			Rese	erved			
15	14	13	12	11	10	9	8	
PRI	_25	Reserved						
7	6	5	4	3	2	1	0	
PRI	_24	Reserved						
L								

Bits	Descriptions	escriptions					
[31:30]	PRI_27	RI_27 Priority of IRQ27 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_26	6 Priority of IRQ26 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_25	Priority of IRQ25 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6]	PRI_24	Priority of IRQ24 "0" denotes the highest priority and "3" denotes lowest priority					

IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC_IPR7)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	_31		Reserved					
23	22	21	20	19	18	17	16	
PRI	_30			Rese	erved			
15	14	13	12	11	10	9	8	
PRI	_29			Rese	erved	Y		
7	6	5	4	3	2	1	0	
PRI	_28			Rese	erved			

Bits	Descriptions	
[31:30]	PRI_31	Priority of IRQ31 "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_30	Priority of IRQ30 "0" denotes the highest priority and "3" denotes lowest priority
[15:14]	PRI_29	Priority of IRQ29 "0" denotes the highest priority and "3" denotes lowest priority
[7:6]	PRI_28	Priority of IRQ28 "0" denotes the highest priority and "3" denotes lowest priority

5.2.8.5 Interrupt Source Control Registers

Besides the interrupt control registers associated with the NVIC, NuMicro M0517LBN also implement some specific control registers to facilitate the interrupt functions, including "interrupt source identify", "NMI source selection" and "interrupt test mode". They are described as below.

Register	Offset	R/W	Description	Reset Value
INT_BA = 0x5	5000_0300			
IRQ0_SRC	INT_BA+0x00	R	IRQ0 (BOD) interrupt source identity	0xXXXX_XXXX
IRQ1_SRC	INT_BA+0x04	R	IRQ1 (WDT) interrupt source identity	0xXXXX_XXXX
IRQ2_SRC	INT_BA+0x08	R	IRQ2 (EINT0) interrupt source identity	0xXXXX_XXXX
IRQ3_SRC	INT_BA+0x0C	R	IRQ3 (EINT1) interrupt source identity	0xXXXX_XXXX
IRQ4_SRC	INT_BA+0x10	R	IRQ4 (P0/1) interrupt source identity	0xXXXX_XXXX
IRQ5_SRC	INT_BA+0x14	R	IRQ5 (P2/3/4) interrupt source identity	0xXXXX_XXXX
IRQ6_SRC	INT_BA+0x18	R	IRQ6 (PWMA) interrupt source identity	0xXXXX_XXXX
IRQ7_SRC	INT_BA+0x1C	R	IRQ7 (PWMB) interrupt source identity	0xXXXX_XXXX
IRQ8_SRC	INT_BA+0x20	R	IRQ8 (TMR0) interrupt source identity	0xXXXX_XXXX
IRQ9_SRC	INT_BA+0x24	R	IRQ9 (TMR1) interrupt source identity	0xXXXX_XXXX
IRQ10_SRC	INT_BA+0x28	R	IRQ10 (TMR2) interrupt source identity	0xXXXX_XXXX
IRQ11_SRC	INT_BA+0x2C	R	IRQ11 (TMR3) interrupt source identity	0xXXXX_XXXX
IRQ12_SRC	INT_BA+0x30	R	IRQ12 (URT0) interrupt source identity	0xXXXX_XXXX
IRQ13_SRC	INT_BA+0x34	R	IRQ13 (URT1) interrupt source identity	0xXXXX_XXXX
IRQ14_SRC	INT_BA+0x38	R	IRQ14 (SPI0) interrupt source identity	0xXXXX_XXXX
IRQ15_SRC	INT_BA+0x3C	R	IRQ15 (SPI1) interrupt source identity	0xXXXX_XXXX
IRQ16_SRC	INT_BA+0x40	Reser ved	Reserved	0xXXXX_XXXX
IRQ17_SRC	INT_BA+0x44	Reser ved	Reserved	0xXXXX_XXX

R: read only, W: write only, R/W: both read and write

IRQ18_SRC	INT_BA+0x48	R	IRQ18 (I ² C) interrupt source identity	0xXXXX_XXXX
IRQ19_SRC	INT_BA+0x4C	Reser ved	Reserved	0xXXXX_XXXX
IRQ20_SRC	INT_BA+0x50	Reser ved	Reserved	0xXXXX_XXXX
IRQ21_SRC	INT_BA+0x54	Reser ved	Reserved	0xXXXX_XXXX
IRQ22_SRC	INT_BA+0x58	Reser ved	Reserved	0xXXXX_XXX
IRQ23_SRC	INT_BA+0x5C	Reser ved	Reserved	0xXXXX_XXX
IRQ24_SRC	INT_BA+0x60	Reser ved	Reserved	0xXXXX_XXXX
IRQ25_SRC	INT_BA+0x64	R	IRQ25 (ACMP) interrupt source identity	0xXXXX_XXXX
IRQ26_SRC	INT_BA+0x68	Reser ved	Reserved	0xXXXX_XXX
IRQ27_SRC	INT_BA+0x6C	Reser ved	Reserved	0xXXXX_XXXX
IRQ28_SRC	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0xXXXX_XXXX
IRQ29_SRC	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0xXXXX_XXX
IRQ30_SRC	INT_BA+0x78	Reser ved	Reserved	0xXXXX_XXX
IRQ31_SRC	INT_BA+0x7C	Reser ved	Reserved	0xXXXX_XXXX
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000

Interrupt Source Identity Register (IRQn_SRC)

Register	Offset	R/W	Description	Reset Value
	INT_BA+0x00	_	MCU IRQ0 (BOD) interrupt source identity	0
IRQn_SRC	INT_BA+0x7C	к	· MCU IRQ31 (Reserved) interrupt source identity	0xXXXX_XXXX

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved	Y			
7	6	5	4	3	2	1	0	
Reserved INT_SRC[3] INT_SRC[2:0]								

Address	INT-Num	Bits	Descriptions
INT_BA+0x00	0	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : BOD_INT
INT_BA+0x04	1	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : WDT_INT
INT_BA+0x08	2	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT0 – external interrupt 0 from P3.2
INT_BA+0x0C	3	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT1 – external interrupt 1 from P3.3
INT_BA+0x10	4	[2:0]	Bit2 = 0 Bit1: P1_INT

			Bit0: P0_INT
INT_BA+0x14	5	[2:0]	Bit2: P4_INT Bit1: P3_INT Bit0: P2_INT
INT_BA+0x18	6	[3:0]	Bit3: PWM3_INT Bit2: PWM2_INT Bit1: PWM1_INT Bit0: PWM0_INT
INT_BA+0x1C	7	[3:0]	Bit3: PWM7_INT Bit2: PWM6_INT Bit1: PWM5_INT Bit0: PWM4_INT
INT_BA+0x20	8	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR0_INT
INT_BA+0x24	9	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR1_INT
INT_BA+0x28	10	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR2_INT
INT_BA+0x2C	11	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR3_INT
INT_BA+0x30	12	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: URT0_INT
INT_BA+0x34	13	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: URT1_INT
INT_BA+0x38	14	[2:0]	Bit2 = 0

Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

			Bit1 = 0
			Bit0: SPI0_INT
			Bit2 = 0
INT_BA+0x3C	15	[2:0]	Bit1 = 0
			Bit0: SPI1_INT
INT_BA+0x40	16	[2:0]	Reserved
INT_BA+0x44	17	[2:0]	Reserved
			Bit2 = 0
INT_BA+0x48	18	[2:0]	Bit1 = 0
			Bit0: I2C_INT
INT_BA+0x4C	19	[2:0]	Reserved
INT_BA+0x50	20	[2:0]	Reserved
INT_BA+0x54	21	[2:0]	Reserved
INT_BA+0x58	22	[2:0]	Reserved
INT_BA+0x5C	23	[2:0]	Reserved
INT_BA+0x60	24	[2:0]	Reserved
			Bit2 = 0
INT_BA+0x64	25	[2:0]	Bit1 = 0
			Bit0: ACMP_INT
INT_BA+0x68	26	[2:0]	Reserved
INT_BA+0x6C	27	[2:0]	Reserved
			Bit2 = 0
INT_BA+0x70	28	[2:0]	Bit1 = 0
			Bit0: PWRWU_INT
			Bit2 = 0
INT_BA+0x74	29	[2:0]	Bit1 = 0
			Bit0: ADC_INT

nuvoton

INT_BA+0x78	30	[2:0]	Reserved
INT_BA+0x7C	31	[2:0]	Reserved

NMI Interrupt Source Select Control Register (NMI_SEL)

Register	Offset	R/W	Description	Reset Value
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved						NMI_EN		
7	6	5	4	3	2	1	0		
	Reserved			NMI_SEL[4:0]					

Bits	Descriptions	Descriptions					
[31:5]	Reserved	Reserved Reserved					
[8]	NMI_EN	NMI interrupt enable (write-protection bit) 1 = Enable NMI interrupt 0 = Disable NMI interrupt This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100					
[4:0]	NMI_SEL	NMI interrupt source selection The NMI interrupt to Cortex-M0 can be selected from one of the interrupt[31:0] The NMI_SEL bit[4:0] used to select the NMI interrupt source					

MCU Interrupt Request Source Register (MCU_IRQ)

Register	Offset	R/W	Description	Reset Value
MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000

MCU_IRQ[31:24] 23 22 21 20 19 18 17 16 MCU_IRQ[23:16] MCU_IRQ[23:16] MCU_IRQ[15:8] MCU_IRQ[15:8] 7 6 5 4 3 2 1 0 MCU_IRQ[7:0]	31	30	29	28	27	26	25	24	
MCU_IRQ[23:16] 15 14 13 12 11 10 9 8 MCU_IRQ[15:8] MCU_IRQ[15:8] 11 10 9 10 7 6 5 4 3 2 1 0	MCU_IRQ[31:24]								
15 14 13 12 11 10 9 8 MCU_IRQ[15:8] 7 6 5 4 3 2 1 0	23	22	21	20	19	18	17	16	
MCU_IRQ[15:8] 7 6 5 4 3 2 1 0	MCU_IRQ[23:16]								
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8	
	MCU_IRQ[15:8]								
MCU_IRQ[7:0]	7	7 6 5 4 3 2 1 0							
		MCU_IRQ[7:0]							

Bits	Descriptions	
		MCU IRQ Source Register
		The MCU_IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to Cortex-M0 core. There are two modes to generate interrupt to Cortex-M0, the normal mode and test mode.
[31:0]	MCU_IRQ	The MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0.
		When the MCU_IRQ[n] is "0", set MCU_IRQ[n] "1" will generate an interrupt to Cortex_M0 NVIC[n].
		When the MCU_IRQ[n] is "1" (mean an interrupt is assert), set 1 to the MCU_IRQ[n] will clear the interrupt and set MCU_IRQ[n] "0" : no any effect

5.2.9 System Controller Registers Map

Cortex-M0 status and operating mode control are managed System Control Registers. Including CPUID, Cortex-M0 interrupt priority and Cortex-M0power management can be controlled through these system control register

For more detailed information, please refer to the documents "ARM[®] Cortex[™]-M0 Technical Reference Manual" and "ARM[®] v6-M Architecture Reference Manual".

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0	0xE000_E000			
CPUID	SCS_BA+ 0xD00	R	CPUID Base Register	0x410CC200
ICSR	SCS_BA+ 0xD04	R/W	Interrupt Control State Register	0x0000_0000
AIRCR	SCS_BA+ 0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_000 0
SCR	SCS_BA+ 0xD10	R/W	System Control Register	0x0000_0000
SHPR2	SCS_BA+ 0xD1C	R/W	System Handler Priority Register 2	0x0000_0000
SHPR3	SCS_BA+ 0xD20	R/W	System Handler Priority Register 3	0x0000_0000

- 91 -

R: read only, W: write only, R/W: both read and write

CPUID Base Register (CPUID)

Register	Offset	R/W	Description	Reset Value
CPUID	SCS_BA + 0xD00	R	CPUID Register	0x410CC200

31	30	29	28	27	26	25	24			
	IMPLEMENTER[7:0]									
23	22	21	20	19	18	17	16			
	Reserved PART[3:0]									
15	15 14 13 12 11 10 9 8									
	PARTNO[11:4]									
7	6	5	4	3	2	1	0			
PARTNO[3:0] REVISION[3:0]										

Bits	Descriptions	Descriptions					
[31:24]	IMPLEMENTER	Implementer code assigned by ARM. (ARM = 0x41)					
[23:20]	Reserved	Reserved					
[19:16]	PART	Reads as 0xC for ARMv6-M parts					
[15:4]	PARTNO	Reads as 0xC20.					
[3:0]	REVISION	Reads as 0x0					

Interrupt Control State Register (ICSR)

Register	Offset	R/W	Description	Reset Value
ICSR	SCS_BA +0xD04	R/W	Interrupt Control State Register	0x00000000

31	30	29	28	27	26	25	24	
NMIPENDSET	Reserv	ed	PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	Reserved	
23	22	21	20	19	18	17	16	
ISRPREEMPT	ISRPENDING		Re	served		VECTPEN	DING[5:4]	
15	14	13	12	11	10	9	8	
	VECTPENDI	NG[3:0]			erved			
7	6	5	4	3	2	1	0	
Rese	Reserved			VECTACTIVE[5:0]				

Bits	Descriptions	
[31]	NMIPENDSET	 NMI set-pending bit Write: 0 = no effect 1 = changes NMI exception state to pending. Read: 0 = NMI exception is not pending 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.
[30:29]	Reserved	Reserved
[28]	PENDSVSET	PendSV set-pending bit. Write: 0 = no effect 1 = changes PendSV exception state to pending. Read:

nuvoton

		0 = PendSV exception is not pending			
		1 = PendSV exception is pending.			
		Writing 1 to this bit is the only way to set the PendSV exception state to pending.			
		PendSV clear-pending bit. Write:			
[27]	PENDSVCLR	0 = no effect 1 = removes the pending state from the PendSV exception. This is a write only bit. When you want to clear PENDSV bit, you must "write 0 to			
[26]	PENDSTSET	PENDSVSET and write 1 to PENDSVCLR" at the same time. SysTick exception set-pending bit. Write: 0 = no effect 1 = changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending 1 = SysTick exception is pending.			
[25]	PENDSTCLR	SysTick exception clear-pending bit. Write: 0 = no effect 1 = removes the pending state from the SysTick exception. This is a write only bit. When you want to clear PENDST bit, you must "write 0 to PENDSTSET and write 1 to PENDSTCLR" at the same time.			
[24]	Reserved	Reserved			
[23]	ISRPREEMPT	If set, a pending exception will be serviced on exit from the debug halt state. This is a read only bit.			
[22]	ISRPENDING	Interrupt pending flag, excluding NMI and Faults: 0 = interrupt not pending 1 = interrupt pending. This is a read only bit.			
[21:18]	Reserved	Reserved			
[17:12]	VECTPENDING	ndicates the exception number of the highest priority pending enabled exception:) = no pending exceptions Nonzero = the exception number of the highest priority pending enabled exception.			
[11:6]	Reserved	Reserved			

nuvoton

		Contains the active exception number
[5:0]	VECTACTIVE	0 = Thread mode
		Nonzero = The exception number of the currently active exception.

Application Interrupt and Reset Control Register (AIRCR)

Register	Offset	R/W	Description	Reset Value
AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000

31	30	29	28	27	26	25	24
			VECTORI	KEY[15:8]			
23	22	21	20	19	18	17	16
			VECTOR	KEY[7:0]		\sim	
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
		Reserved			SYSRESET REQ	VECTCLKA CTIVE	Reserved

Bits	Descriptions	
[31:16]	VECTORKEY	When write this register, this field should be 0x05FA, otherwise the write action will be unpredictable.
[15:3]	Reserved	Reserved
[2]	SYSRESETREQ	Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence.
[1]	VECTCLRACTIVE	Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted. Note: It is the debugger's responsibility to re-initialize the stack.
[0]	Reserved	Reserved

System Control Register (SCR)

Register	Offset	R/W	Description	Reset Value
SCR	SCS_BA+0xD10	R/W	System Control Register	0x00000000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved		$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
Reserved SEVONPEN D Reserved P XIT					Reserved		

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	SEVONPEND	 Send Event on Pending bit: 0 = only enabled interrupts or events can wake-up the processor, disabled interrupts are excluded 1 = enabled events and all interrupts, including disabled interrupts, can wake-up the processor. When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event.
[3]	Reserved	Reserved
[2]	SLEEPDEEP	Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = sleep 1 = deep sleep
[1]	SLEEPONEXIT	Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = do not sleep when returning to Thread mode. 1 = enter sleep, or deep sleep, on return from an ISR to Thread mode.

Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

		Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.
[0]	Reserved	Reserved

nuvoton

System Handler Priority Register 2 (SHPR2)

Register	Offset	R/W	Description	Reset Value
SHPR2	SCS_BA + 0xD1C	R/W	System Handler Priority Register 2	0x0000000

31	30	29	28	27	26	25	24	
PRI_11		Reserved						
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved							

Bits	Descriptions				
[31:30]	PRI_11	Priority of system handler 11 – SVCall "0" denotes the highest priority and "3" denotes lowest priority			

System Handler Priority Register 3 (SHPR3)

Register	Offset	R/W	Description	Reset Value
SHPR3	SCS_BA + 0xD20	R/W	System Handler Priority Register 3	0x00000000

31	30	29	28	27	26	25	24	
PRI_15		Reserved						
23	22	21	20	19	18	17	16	
PRI_14		Reserved						
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved							

Bits	Descriptions					
[31:30]	PRI_15	Priority of system handler 15 – SysTick "0" denotes the highest priority and "3" denotes lowest priority				
[23:22]	PRI_14	Priority of system handler 14 – PendSV "0" denotes the highest priority and "3" denotes lowest priority				

5.3 Clock Controller

5.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip will not enter power-down mode until CPU sets the power down enable bit (PWR_DOWN_EN) and Cortex-M0 core executes the WFI instruction. After that, chip enter power-down mode and wait for wake-up interrupt source triggered to leave power-down mode. In the power down mode, the clock controller turns off the external crystal and internal 22.1184 MHz oscillator to reduce the overall system power consumption.

5.3.2 Clock Generator Block Diagram

The clock generator consists of 4 sources which list below:

- One external 4~24 MHz crystal
- One internal 22.1184 MHz RC oscillator
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz crystal and internal 22.1184M)
- One internal 10 kHz oscillator




Figure 5.3.2-1 Clock generator block diagram

5.3.3 System Clock & SysTick Clock

The system clock has 4 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S(CLKSEL0[2:0]). The block diagram is shown in the Figure 5.3.3-1.




Figure 5.3.3-1 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]. The block diagram is shown in the Figure 5.3.3-2.





Figure 5.3.3-2 SysTick clock Control Block Diagram

5.3.4 AHB Clock Source Select



5.3.5 Peripherals Clock Source Select

The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 & APBCLK register description in Clock Source Select Control Register 1 (CLKSEL1) and






Figure 5.3.5-1 Peripherals Clock Source Select for PCLK

5.3.6 Power Down Mode (Deep Sleep Mode) Clock

When chip enter into power down mode, most of clock sources, peripheral clocks and system clock will be disabled directly. Internal 10kHz could be still active in power down/deep power down mode if CPU does not disable it before entering power down mode. IP engine clock could be still active in power down/deep power down mode if IP adopts internal 10kHz does not be disabled respectively.

5.3.7 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by 16 chained divideby-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to P3.6. Therefore there are 16 options of power-of-2 divided clocks with the frequency from $F_{in}/2^{17}$ to $F_{in}/2^{17}$ where Fin is input clock frequency to the clock divider.

The output formula is $F_{out} = F_{in}/2^{(N+1)}$, where F_{in} is the input clock frequency, F_{out} is the clock divider output frequency and N is the 4-bit value in FREQDIV.FSEL[3:0].

When write 1 to DIVIDER_EN (FRQDIV[4]), the chained counter starts to count. When write 0 to DIVIDER_EN (FRQDIV[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.




Figure 5.3.7-1 Clock Source of Frequency Divider

nuvoton




Figure 5.3.7-2 Block Diagram of Frequency Divider

Publication Release Date: Sep.20, 2012 Revision V1.0

5.3.8 Clock Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
CLK_BA = 0x	5000_0200	·		
PWRCON	CLK_BA + 0x00	R/W	System Power Down Control Register	0x0000_001X
AHBCLK	CLK_BA + 0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D
APBCLK	CLK_BA + 0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000x
CLKSTATUS	CLK_BA + 0x0C	R/W	Clock status monitor Register	0x0000_00XX
CLKSEL0	CLK_BA + 0x10	R/W	Clock Source Select Control Register 0	0x0000_003X
CLKSEL1	CLK_BA + 0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF
CLKDIV	CLK_BA_+ 0x18	R/W	Clock Divider Number Register	0x0000_0000
CLKSEL2	CLK_BA + 0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF
PLLCON	CLK_BA + 0x20	R/W	PLL Control Register	0x0005_C22E
FRQDIV	CLK_BA + 0x24	R/W	Frequency Divider Control Register	0x0000_0000

5.3.9 Clock Controller Registers Description

Power Down Control Register (PWRCON)

Register	Offset	R/W	Description	Reset Value
PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved		Y		
15	14	13	12	11	10	9	8	
			Reserved				PD_WAIT_C PU	
7	6	5	4	3	2	1	0	
PWR_DOWN _EN	PD_WU_STS	PD_WU_INT _EN	PD_WU_DLY	OSC10K_EN	OSC22M_EN	Reserved	XTL12M_EN	

Bits	Descriptions	ns					
[31:9]	Reserved	Reserve					
[8]	PD_WAIT_C PU	 This bit control the power down entry condition (write-protected) 1 = Chip enter power down mode when the both PWR_DOWN_EN bit is set to 1 and CPU run WFI instruction. 0 = Chip entry power down mode when the PWR_DOWN_EN bit is set to 1 					
[7]	PWR_DOWN _EN	 System power down enable bit (write-protected) When CPU sets this bit "1" the chip power down mode is enabled, and chip power-down behavior will depends on the PD_WAIT_CPU bit (a) If the PD_WAIT_CPU is "0", then the chip enters power down mode immediately after the PWR_DOWN_EN bit set. (b) if the PD_WAIT_CPU is "1", then the chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode When chip wakes up from power down mode, this bit is auto cleared. Users need to set this bit again for next power down. When in power down mode, external crystal (4~ 24MHz) and the 22.1184 MHz OSC will be disabled in this mode, but the 10 kHz OSC is not controlled by power down mode. When in power down mode, the PLL and system clock are disabled, and ignored the 					

nuvoton

		clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from 10 kHz oscillator.
		1 = Chip enter the power down mode instant or wait CPU sleep command WFI
		0 = Chip operate in normal mode or CPU in idle mode (sleep mode) because of WFI command
		Power down mode wake up interrupt status
	PD_WU_STS	Set by "power down wake up event", it indicates that resume from power down mode"
[6]		The flag is set if the GPIO, UART, WDT, ACMP or BOD wakeup occurred
		Write 1 to clear the bit to zero.
		Note: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1.
		Power down mode wake Up Interrupt Enable (write-protected)
[5]	PD_WU_INT EN	0 = Disable
[5]	_	1 = Enable.
		The interrupt will occur when both PD_WU_STS and PD_WU_INT_EN are high.
		Enable the wake up delay counter. (write-protected)
		When the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.
[4]	PD_WU_DLY	The delayed clock cycle is 4096 clock cycles when chip work at external crystal (4 \sim 24MHz), and 256 clock cycles when chip work at 22.1184 MHz oscillator.
		1 = Enable clock cycles delay
		0 = Disable clock cycles delay
	OSC10K EN	Internal 10 kHz Oscillator enable (write-protected)
[3]	OSCIUN_EN	1 = 10 kHz Oscillation enable
		0 = 10 kHz Oscillation disable
	000001	Internal 22.1184 MHz Oscillator enable (write-protected)
[2]	OSC22M_EN	1 = 22.1184 MHz Oscillation enable
		0 = 22.1184 MHz Oscillation disable
[1]	Reserved	Reserve
		External Crystal Oscillator enable (write-protected)
[0]	XTL12M EN	The bit default value is set by flash controller user configuration register config0 [26:24]. When the default clock source is from external crystal, the bit is automatically set to "1"
r-1		1 = Crystal oscillation enable
		0 = Crystal oscillation disable

Register Instruction Mode	PWR_DOWN_EN	PD_WAIT_CPU	CPU run WFE/WFI instruction	Clock Gating
Normal Running Mode	0	0	NO	All Clock are disabled by control register
IDLE Mode (CPU entry Sleep Mode)	0	0	YES	Only CPU clock is disabled
Power_down Mode	1	0	NO	Most Clock are gating except 10 kHz and some WDT peripheral clock are still active.
Power_down Mode (CPU entry deep sleep mode)	1	1	YES	Most Clock are gating except 10 kHz and some WDT peripheral clock are still active.

Table 5.3-1 Power Down Mode Control Table

When chip enter power down mode, user can wakeup chip by some interrupt sources. User should enable related interrupt sources and NVIC IRQ enable bits (NVIC_ISER) before set PWR_DOWN_EN bit in PWRCON[7] to ensure chip can enter power down and be wakeup successfully.

AHB Devices Clock Enable Control Register (AHBCLK)

These bits for AHBCLK register are used to enable/disable system and AHB engine clock.

Register	Offset	R/W	Description	Reset Value
AHBCLK	CLK_BA +0x 04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Rese	erved		EBI_EN	ISP_EN	Reserved	Reserved

Bits	Descriptions	Descriptions				
[31:4]	Reserved	Reserved				
[3]	EBI_EN	EBI Controller Clock Enable Control. 1 = Enable the EBI controller clock. 0 = Disable the EBI controller clock.				
[2]	ISP_EN	Flash ISP Controller Clock Enable Control.1 = To enable the Flash ISP controller clock.0 = To disable the Flash ISP controller clock.				
[1:0]	Reserved	Reserve				

APB Devices Clock Enable Control Register (APBCLK)

These bits of APBCLK register are used to enable/disable clock for APB engine and peripherals.

Register	Offset	R/W	Description	Reset Value
APBCLK	CLK_BA+ 0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X

31	30	29	28	27	26	25	24
Reserved	ACMP_EN	Reserved	ADC_EN	Reserved			
23	22	21	20	19	18	17	16
PWM67_EN	PWM45_EN	PWM23_EN	PWM01_EN	Rese	erved	UART1_EN	UART0_EN
15	14	13	12	11	10	9	8
Rese	erved	SPI1_EN	SPI0_EN		Reserved		I2C_EN
7	6	5	4	3	2	1	0
Reserved	FDIV_EN	TMR3_EN	TMR2_EN	TMR1_EN	TMR0_EN	Reserved	WDT_EN

Bits	Descriptions	Descriptions						
[31]	Reserved	Reserved						
[30]	ACMP_EN	Analog Comparator Clock Enable1 = Enable the Analog Comparator Clock0 = Disable the Analog Comparator Clock						
[29]	Reserved	Reserved						
[28]	ADC_EN	Analog-Digital-Converter (ADC) Clock Enable 1 = Enable ADC clock 0 = Disable ADC clock						
[27:24]	Reserved	Reserved						
[23]	PWM67_EN	PWM_67 Clock Enable 1 = Enable PWM67 clock 0 = Disable PWM67 clock						
[22]	PWM45_EN	PWM_45 Clock Enable						

Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

		1 = Enable PWM45 clock
		0 = Disable PWM45 clock
		PWM_23 Clock Enable
[21]	PWM23_EN	1 = Enable PWM23 clock
		0 = Disable PWM23 clock
		PWM_01 Clock Enable
[20]	PWM01_EN	1 = Enable PWM01 clock
		0 = Disable PWM01 clock
[19:18]	Reserved	Reserved
		UART1 Clock Enable
[17]	UART1_EN	1 = Enable UART1 clock
		0 = Disable UART1 clock
		UART0 Clock Enable
[16]	UART0_EN	1 = Enable UART0 clock
		0 = Disable UART0 clock
[15:14]	Reserved	Reserved
		SPI1 Clock Enable
[13]	SPI1_EN	1 = Enable SPI1 Clock
		0 = Disable SPI1 Clock
		SPI0 Clock Enable
[12]	SPI0_EN	1 = Enable SPI0 Clock
		0 = Disable SPI0 Clock
[11:9]	Reserved	Reserved
		l ² C Clock Enable
[8]	I2C_EN	1 = Enable I ² C Clock
		0 = Disable I ² C Clock
[7]	Reserved	Reserved
		Clock Divider Clock Enable
[6]	FDIV_EN	1 = Enable FDIV Clock
		0 = Disable FDIV Clock

[5]	TMR3_EN	Timer3 Clock Enable 1 = Enable Timer3 Clock 0 = Disable Timer3 Clock
[4]	TMR2_EN	Timer2 Clock Enable 1 = Enable Timer2 Clock 0 = Disable Timer2 Clock
[3]	TMR1_EN	Timer1 Clock Enable 1 = Enable Timer1 Clock 0 = Disable Timer1 Clock
[2]	TMR0_EN	Timer0 Clock Enable 1 = Enable Timer0 Clock 0 = Disable Timer0 Clock
[1]	Reserved	Reserved
[0]	WDT_EN	Watchdog Timer Clock Enable (write-protected) 1 = Enable Watchdog Timer Clock 0 = Disable Watchdog Timer Clock

Publication Release Date: Sep.20, 2012 Revision V1.0

Clock status Register (CLKSTATUS)

These bits of this register are used to monitor if the chip clock source stable or not, and if clock switching failed.

Register	Offset	R/W	Description	Reset Value
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register	0x0000_00XX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	rved	/					
7	6	5	4	3	2	1	0			
CLK_SW_FAIL	Rese	rved	OSC22M_STB	OSC10K_STB	PLL_STB	Reserved	XTL12M_STB			

Bits	Descriptions	
[31:8]	Reserved	
		Clock switch fail flag
		1 = Clock switch if fail
[7]	CLK_SW_FAIL	0 = Clock switch if success
		This bit will be set when target switch clock source is not stable.
		Write 1 to clear this bit to zero.
[6:5]	Reserved	-
		OSC22M (Internal 22.1184 MHz) clock source stable flag (Read Only)
[4]	OSC22M_STB	1 = OSC22M clock is stable
		0 = OSC22M clock is not stable or disable
[0]	000101/ 075	OSC10K clock source stable flag (Read Only)
[3]	OSC10K_STB	1 = OSC10K clock is stable

nuvoton

		0 = OSC10K clock is not stable or disable
[2]	PLL_STB	PLL clock source stable flag (Read Only) 1 = PLL clock is stable 0 = PLL clock is not stable or disable
[1]	Reserved	-
[0]	XTL12M_STB	External Crystal clock source stable flag (Read Only) 1 = External Crystal clock is stable 0 = External Crystal clock is not stable or disable

Clock Source Select Control Register 0 (CLKSEL0)

Register	Offset	R/W	Description	Reset Value
CLKSEL0 ^[1]	CLK_BA + 0x10	R/W	Clock Source Select Control Register 0	0x0000_003X ^[2]

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
Reserved STCLK_S HCLK_S											

Bits	Descriptions					
[31:6]	Reserved	Reserved				
		MCU Cortex_M0 SysTick clock source select (write-protected) 000 = Clock source from external crystal clock (4 ~ 24MHz)				
		001 = Reserved				
[5:3]	STCLK_S	010 = Clock source from external crystal clock/2 (4 ~ 24MHz)				
		011 = Clock source from HCLK/2				
		111 = Clock source from internal 22.1184 MHz oscillator clock/2				
		Others = reserved				
		HCLK clock source select (write-protected)				
		Note:				
[2:0]	HCLK_S	1. Before clock switching, the related clock sources (both pre-select and new-select) must be turn on				
		 The 3-bit default value is reloaded from the value of CFOSC (<u>Config0[</u>26:24]) in user configuration register of Flash controller by any reset. Therefore the default value is either 000b or 111b. 				
		000 = Clock source from external crystal clock (4 ~ 24MHz)				

nuvoton

001 = Reserved
010 = Clock source from PLL clock
011 = Clock source from internal 10 kHz oscillator clock
111 = Clock source from internal 22.1184 MHz oscillator clock
Others = reserved

Clock Source Select Control Register 1 (CLKSEL1)

Before clock switching the related clock sources (current and new) must be turned on.

Register	Offse	t	R/W	Description	Reset Value
CLKSEL	1 CLK_	BA + 0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PWM	PWM23_S		PWM01_S		Reserved		r_s
23	22	21	20	19	18	17	16
Reserved		TMR3_S		Reserved TMR2_S			
15	14	13	12	11	10	9	8
Reserved		TMR1_S		Reserved		TMR0_S	
7	6	5	4	3	2	1	0
	Rese	erved		AD	C_S	WD	T_S

Bits	Descriptions	Descriptions						
		PWM2 and PWM3 clock source select.						
	C	PWM2 and PWM3 uses the same Engine clock source, both of them use the same pre- scalar						
[31:30]	PWM23_S	00 = Clock source from external crystal clock (4 ~ 24MHz)						
		01 = Reserved						
		10 = Clock source from HCLK						
		11 = Clock source from internal 22.1184 MHz oscillator clock						
		PWM0 and PWM1 clock source select.						
		PWM0 and PWM1 uses the same Engine clock source, both of them use the same pre- scalar						
[29:28]	PWM01_S	00 = Clock source from external crystal clock (4 ~ 24MHz)						
		01 = Reserved						
		10 = Clock source from HCLK						
		11 = Clock source from internal 22.1184 MHz oscillator clock						

[27:26]	Reserved	Reserved
[25:24]	UART_S	UART clock source select. 00 = Clock source from external crystal clock (4 ~ 24MHz) 01 = Clock source from PLL clock 10 = Reserved 11 = Clock source from internal 22.1184 MHz oscillator clock
[23]	Reserved	Reserved
[22:20]	TMR3_S	TIMER3 clock source select. 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[19]	Reserved	Reserved
[18:16]	TMR2_S	TIMER2 clock source select. 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[15]	Reserved	Reserved
[14:12]	TMR1_S	TIMER1 clock source select. 000 = Clock source from external crystal clock (4 ~ 24MHz) 010 = Clock source from HCLK 111 = Clock source from internal 22.1184 MHz oscillator clock Others = reserved
[11]	Reserved	Reserved
[10:8]	TMR0_S	TIMER0 clock source select.000 = Clock source from external crystal clock (4 ~ 24 MHz)010 = Clock source from HCLK111 = Clock source from internal 22.1184 MHz oscillator clockOthers = reserved
[7:4]	Reserved	Reserved

[3:2]	ADC_S	ADC clock source select 00 = Clock source from external crystal clock (4 ~ 24MHz) 01 = Clock source from PLL clock 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz oscillator clock
[1:0]	WDT_S	WDT clock source select (write-protected) 00 = Clock source from external crystal clock. (4 ~ 24MHz) 01 = Reserved 10 = Clock source from HCLK/2048 clock 11 = Clock source from internal 10 kHz oscillator clock

Clock Source Select Control Register (CLKSEL2)

Before clock switching the related clock sources (pre-select and new-select) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL2	CLK_BA + 0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
PWM	67_S	PWM	45_S	FRQI	DIV_S	Rese	erved		

Bits	Descriptions						
[31:8]	Reserved Reserved						
[7:6]	PWM67_S	 PWM6 and PWM7 clock source select PWM6 and PWM7 used the same Engine clock source, both of them use the same prescalar 00 = Clock source from external crystal clock (4 ~ 24MHz) 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz oscillator clock 					
[5:4]	PWM45_S	 PWM4 and PWM5 clock source select PWM4 and PWM5 used the same Engine clock source, both of them use the same prescalar 00 = Clock source from external crystal clock (4 ~ 24 MHz) 01 = Reserved 10 = Clock source from HCLK 					

		11 = Clock source from internal 22.1184 MHz oscillator clock
		Clock Divider Clock Source Select
		00 = Clock source from external crystal clock (4 ~ 24 MHz)
[3:2]	FRQDIV_S	01 = Reserved
		10 = Clock source from HCLK
		11 = Clock source from internal 22.1184 MHz oscillator clock
[1:0]	Reserved	Reserved

JMICRO™ M0517LBN TECHNICAL REFERENCE MANU

Clock Divider Register (CLKDIV)

Register	Offset	R/W	Description	Reset Value
CLKDIV	CLK_BA_+ 0x18	R/W	Clock Divider Number Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			ADO	C_N		$\overline{\mathbf{\nabla}}$				
15	14	13	12	11	10	9	8			
	Rese	erved			UAR	T_N				
7	6	5	4	3	2	1	0			
Reserved HCLK_N										

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:16]	ADC_N	ADC clock divide number from ADC clock source The ADC clock frequency = (ADC clock source frequency) / (ADC_N + 1)
[15:12]	Reserved	Reserved
[11:8]	UART_N	UART clock divide number from UART clock source The UART clock frequency = (UART clock source frequency) / (UART_N + 1)
[7:4]	Reserved	Reserved
[3:0]	HCLK_N	HCLK clock divide number from HCLK clock source The HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)

PLL Control Register (PLLCON)

The PLL reference clock input is from the external crystal clock input (4 \sim 24 MHz) or from the internal 22.1184 MHz oscillator. This register is used to control the PLL output frequency and PLL operating mode

Register	Offset	R/W	Description	Reset Value
PLLCON	CLK_BA + 0x20	R/W	PLL Control Register	0x0005_C22E

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved				OE	BP	PD	
15	14	13	12	11	10	9	8	
τυο	_DV			IN_DV			FB_DV	
7	6	5	4	3	2	1	0	
	FB_DV							

Bits	Descriptions							
[19]	PLL_SRC	PLL Source Clock Select 1 = PLL source clock from 22.1184 MHz oscillator 0 = PLL source clock from external crystal (4 ~ 24 MHz)						
[18]	OE	PLL OE (FOUT enable) pin Control 0 = PLL FOUT enable 1 = PLL FOUT is fixed low						
[17]	BP	PLL Bypass Control 0 = PLL is in normal mode (default) 1 = PLL clock output is same as clock input (XTALin)						
[16]	PD	Power Down Mode. If set the IDLE bit "1" in PWRCON register, the PLL will enter power down mode too						

Publication Release Date: Sep.20, 2012 Revision V1.0

		0 = PLL is in normal mode 1 = PLL is in power-down mode (default)
[15:14]	OUT_DV	PLL Output Divider Control
[13:9]	IN_DV	PLL Input Divider Control
[8:0]	FB_DV	PLL Feedback Divider Control

Publication Release Date: Sep.20, 2012 Revision V1.0

PLL Output Clock Frequency Setting

 $FOUT = FIN \times \frac{NF}{NR} \times \frac{1}{NO}$

Constrain:

- 1. 4MHz < FIN < 24MHz
- 2. $800 \text{KHz} < \frac{\text{FIN}}{2 \text{ * NR}} < 7.5 \text{MHz}$
- ³ $100MHz < FCO = FIN \times \frac{NF}{NR} < 200MHz$ 120MHz < FCO is preferred

Symbol	Description
FOUT	Output Clock Frequency
FIN	Input (Reference) Clock Frequency
NR	Input Divider (IN_DV + 2)
NF	Feedback Divider (FB_DV + 2)
NO	OUT_DV="00" : NO = 1 OUT_DV="01" : NO = 2 OUT_DV="10" : NO = 2 OUT_DV="11" : NO = 4

Default PLL Frequency Setting:

The default value of PLLCON is 0xC22E. FIN = 12 MHz NR = (1+2) = 3 NF = (46+2) = 48 NO = 4 FOUT = 12/4 x 48 x 1/3 = 48 MHz

Frequency Divider Control Register (FRQDIV)

Register	Offset	R/W	Description	Reset Value
FRQDIV	CLK_BA+ 0x24	R/W	Frequency Divider Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
	Reserved DIVIDER_EN FSEL									
<u></u>										

Bits	Descriptions						
[31:5]	Reserved Reserved						
[4]	DIVIDER_EN	Frequency Divider Enable Bit 0 = Disable Frequency Divider 1 = Enable Frequency Divider					
[3:0]	FSEL	Divider Output Frequency Selection Bits The formula of output frequency is $F_{out} = F_{in}/2^{(N+1)}$, F_{in} is the input clock frequency F_{out} is the frequency of divider output clock N is the 4-bit value of FSEL[3:0].					

5.4 General Purpose I/O

5.4.1 Overview

There are 40 General Purpose I/O pins shared with special feature functions in this MCU. The 40 pins are arranged in 5 ports named with P0, P1, P2, P3 and P4. Each port equips maximum 8 pins. Each one of the 40 pins is independent and has the corresponding register bits to control the pin mode function and data

The I/O type of each of I/O pins can be software configured individually as input, output, opendrain or quasi-bidirectional mode. The all pins of I/O type stay in quasi-bidirectional mode and port data register Px_DOUT[7:0] resets to 0x000_00FF. Each I/O pin equips a very weakly individual pull-up resistor which is about 110K Ω ~300K Ω for V_{DD} is from 5.0V to 2.5V.

5.4.1.1 Input Mode Explanation

Set $Px_PMD(PMDn[1:0])$ to 00b the Px[n] pin is in Input mode and the I/O pin is in tri-state(high impedance) without output drive capability. The Px_PIN value reflects the status of the corresponding port pins.

5.4.1.2 Output Mode Explanation

Set Px_PMD(PMDn[1:0]) to 2'b01 the Px[n] pin is in Output mode and the I/O pin supports digital output function with source/sink current capability. The bit value in the corresponding bit [n] of Px_DOUT is driven on the pin.




Figure 5.4.1-1 Push-Pull Output

5.4.1.3 Open-Drain Mode Explanation

Set $Px_PMD(PMDn[1:0])$ to 2'b10 the Px[n] pin is in Open-Drain mode and the I/O pin supports digital output function but only with sink current capability, an additional pull-up resister is needed for driving high state. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin output drives high that is controlled by the internal pull-up resistor or the external pull high resistor.






Figure 5.4.1-2 Open-Drain Output

5.4.1.4 Quasi-bidirectional Mode Explanation

Set Px_PMD(PMDn[1:0]) to 2'b11 the Px[n] pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds uA. Before the digital input function is performed the corresponding bit in Px_DOUT must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about 200uA to 30uA for V_{DD} is form 5.0V to 2.5V





Publication Release Date: Sep.20, 2012 Revision V1.0

5.4.2 Port 0-4 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
GP_BA = 0x5000_40	000			
P0_PMD	GP_BA+0x000	R/W	P0 Pin I/O Mode Control	0x0000_FFFF
P0_OFFD	GP_BA+0x004	R/W	P0 Digital Input Path Disable Control	0x0000_0000
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0x0000_0000
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0x0000_0000
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0x0000_0000
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Source Flag	0xXXXX_XXXX
P1_PMD	GP_BA+0x040	R/W	P1 Pin I/O Mode Control	0x0000_FFFF
P1_OFFD	GP_BA+0x044	R/W	P1 Digital Input Path Disable Control	0x0000_0000
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0x0000_0000
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0x0000_0000
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Source Flag	0xXXXX_XXXX
P2_PMD	GP_BA+0x080	R/W	P2 Pin I/O Mode Control	0x0000_FFFF
P2_OFFD	GP_BA+0x084	R/W	P2 Digital Input Path Disable Control	0x0000_0000
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0x0000_0000

P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0x0000_0000
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Source Flag	0xXXXX_XXXX
P3_PMD	GP_BA+0x0C0	R/W	P3 Pin I/O Mode Control	0x0000_FFFF
P3_OFFD	GP_BA+0x0C4	R/W	P3 Digital Input Path Disable Control	0x0000_0000
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0x0000_0000
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0x0000_0000
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Source Flag	0xXXXX_XXXX
P4_PMD	GP_BA+0x100	R/W	P4 Pin I/O Mode Control	0x0000_FFFF
P4_OFFD	GP_BA+0x104	R/W	P4 Digital Input Path Disable Control	0x0000_0000
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0x0000_0000
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0x0000_0000
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Source Flag	0xXXXX_XXXX
DBNCECON	GP_BA+0x180	R/W	De-bounce Cycle Control	0x0000_0020
P00_DOUT	GP_BA+0x200	R/W	P0.0 Data Output Value	0x0000_0001
P01_DOUT	GP_BA+0x204	R/W	P0.1 Data Output Value	0x0000_0001

P02_DOUT	GP_BA+0x208	R/W	P0.2 Data Output Value	0x0000_0001
P03_DOUT	GP_BA+0x20C	R/W	P0.3 Data Output Value	0x0000_0001
P04_DOUT	GP_BA+0x210	R/W	P0.4 Data Output Value	0x0000_0001
P05_DOUT	GP_BA+0x214	R/W	P0.5 Data Output Value	0x0000_0001
P06_DOUT	GP_BA+0x218	R/W	P0.6 Data Output Value	0x0000_0001
P07_DOUT	GP_BA+0x21C	R/W	P0.7 Data Output Value	0x0000_0001
P10_DOUT	GP_BA+0x220	R/W	P1.0 Data Output Value	0x0000_0001
P11_DOUT	GP_BA+0x224	R/W	P1.1 Data Output Value	0x0000_0001
P12_DOUT	GP_BA+0x228	R/W	P1.2 Data Output Value	0x0000_0001
P13_DOUT	GP_BA+0x22C	R/W	P1.3 Data Output Value	0x0000_0001
P14_DOUT	GP_BA+0x230	R/W	P1.4 Data Output Value	0x0000_0001
P15_DOUT	GP_BA+0x234	R/W	P1.5 Data Output Value	0x0000_0001
P16_DOUT	GP_BA+0x238	R/W	P1.6 Data Output Value	0x0000_0001
P17_DOUT	GP_BA+0x23C	R/W	P1.7 Data Output Value	0x0000_0001
P20_DOUT	GP_BA+0x240	R/W	P2.0 Data Output Value	0x0000_0001
P21_DOUT	GP_BA+0x244	R/W	P2.1 Data Output Value	0x0000_0001
P22_DOUT	GP_BA+0x248	R/W	P2.2 Data Output Value	0x0000_0001
P23_DOUT	GP_BA+0x24C	R/W	P2.3 Data Output Value	0x0000_0001
P24_DOUT	GP_BA+0x250	R/W	P2.4 Data Output Value	0x0000_0001
P25_DOUT	GP_BA+0x254	R/W	P2.5 Data Output Value	0x0000_0001
P26_DOUT	GP_BA+0x258	R/W	P2.6 Data Output Value	0x0000_0001
P27_DOUT	GP_BA+0x25C	R/W	P2.7 Data Output Value	0x0000_0001
P30_DOUT	GP_BA+0x260	R/W	P3.0 Data Output Value	0x0000_0001
P31_DOUT	GP_BA+0x264	R/W	P3.1 Data Output Value	0x0000_0001
P32_DOUT	GP_BA+0x268	R/W	P3.2 Data Output Value	0x0000_0001
P33_DOUT	GP_BA+0x26C	R/W	P3.3 Data Output Value	0x0000_0001
		•		•

nuvoton

GP_BA+0x270	R/W	P3.4 Data Output Value	0x0000_0001
GP_BA+0x274	R/W	P3.5 Data Output Value	0x0000_0001
GP_BA+0x278	R/W	P3.6 Data Output Value	0x0000_0001
GP_BA+0x27C	R/W	P3.7 Data Output Value	0x0000_0001
GP_BA+0x280	R/W	P4.0 Data Output Value	0x0000_0001
GP_BA+0x284	R/W	P4.1 Data Output Value	0x0000_0001
GP_BA+0x288	R/W	P4.2 Data Output Value	0x0000_0001
GP_BA+0x28C	R/W	P4.3 Data Output Value	0x0000_0001
GP_BA+0x290	R/W	P4.4 Data Output Value	0x0000_0001
GP_BA+0x294	R/W	P4.5 Data Output Value	0x0000_0001
GP_BA+0x298	R/W	P4.6 Data Output Value	0x0000_0001
GP_BA+0x29C	R/W	P4.7 Data Output Value	0x0000_0001
	GP_BA+0x274 GP_BA+0x278 GP_BA+0x27C GP_BA+0x280 GP_BA+0x284 GP_BA+0x288 GP_BA+0x288 GP_BA+0x290 GP_BA+0x294 GP_BA+0x298	GP_BA+0x274 R/W GP_BA+0x278 R/W GP_BA+0x27C R/W GP_BA+0x280 R/W GP_BA+0x284 R/W GP_BA+0x288 R/W GP_BA+0x280 R/W GP_BA+0x284 R/W GP_BA+0x288 R/W GP_BA+0x290 R/W GP_BA+0x294 R/W	GP_BA+0x274R/WP3.5 Data Output ValueGP_BA+0x278R/WP3.6 Data Output ValueGP_BA+0x27CR/WP3.7 Data Output ValueGP_BA+0x280R/WP4.0 Data Output ValueGP_BA+0x284R/WP4.1 Data Output ValueGP_BA+0x288R/WP4.2 Data Output ValueGP_BA+0x280R/WP4.2 Data Output ValueGP_BA+0x288R/WP4.2 Data Output ValueGP_BA+0x28CR/WP4.3 Data Output ValueGP_BA+0x290R/WP4.4 Data Output ValueGP_BA+0x294R/WP4.5 Data Output ValueGP_BA+0x298R/WP4.6 Data Output Value

Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

5.4.3 Port 0-4 Controller Registers Description

Port 0-4 I/O Mode Control (Px_PMD)

Register	Offset	R/W	Description	Reset Value
P0_PMD	GP_BA+0x000	R/W	P0 Pin I/O Mode Control	0x0000_FFFF
P1_PMD	GP_BA+0x040	R/W	P1 Pin I/O Mode Control	0x0000_FFFF
P2_PMD	GP_BA+0x080	R/W	P2 Pin I/O Mode Control	0x0000_FFFF
P3_PMD	GP_BA+0x0C0	R/W	P3 Pin I/O Mode Control	0x0000_FFFF
P4_PMD	GP_BA+0x100	R/W	P4 Pin I/O Mode Control	0x0000_FFFF

-									
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
PN	ID7	PN	1D6	PMD5 PMD4			ID4		
7	6	5	4	3	2	1	0		
PN	PMD3 PMD2			PN	ID1	PN	1D0		

Bits	Descriptions						
[31:16]	Reserved	Reserved					
		Px I/O Pin[n] Mode Control					
		Determine each I/O type of Px pins					
		00 = Px [n] pin is in INPUT mode.					
[2n+1 :2n]	PMDn	01 = Px [n] pin is in OUTPUT mode.					
		10 = Px [n] pin is in Open-Drain mode.					
		11 = Px [n] pin is in Quasi-bidirectional mode.					
		x=0~4, n = 0~7					

Port 0-4 Digital Input Path Disable Control (Px_OFFD)

Register	Offset	R/W	Description	Reset Value
P0_OFFD	GP_BA+0x004	R/W	P0 Digital Input Path Disable Control	0x0000_0000
P1_OFFD	GP_BA+0x044	R/W	P1 Digital Input Path Disable Control	0x0000_0000
P2_OFFD	GP_BA+0x084	R/W	P2 Digital Input Path Disable Control	0x0000_0000
P3_OFFD	GP_BA+0x0C4	R/W	P3 Digital Input Path Disable Control	0x0000_0000
P4_OFFD	GP_BA+0x104	R/W	P4 Digital Input Path Disable Control	0x0000_0000

-											
31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	OFFD										
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
Reserved											

Bits	Descriptions	Descriptions			
[31:24]	Reserved	eserved Reserved			
[23:16]	OFFD	OFFD: Px Pin[n] Digital Input Path Disable Control 1 = Disable IO digital input path (digital input tied to low) 0 = Enable IO digital input path x=0~4, n = 0~7			
[15:0]	Reserved	Reserved			

Port 0-4 Data Output Value (Px_DOUT)

Register	Offset	R/W	Description	Reset Value
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF

_										
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
DOUT[7:0]										

Descriptions	Descriptions						
Reserved	Reserved						
	Px Pin[n] Output Value						
	Each of these bits control the status of a Px pin when the Px pin is configures as output, open-drain and quasi-mode.						
DOUT[n]	1 = Px Pin[n] will drive High if the corresponding output mode enabling bit is set.						
	0 = Px Pin[n] will drive Low if the corresponding output mode enabling bit is set.						
	x=0~4, n = 0~7						

Port0-4 Data Output Write Mask (Px _DMASK)

Register	Offset	R/W	Description	Reset Value
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0xXXXX_XX00
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0xXXXX_XX00
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0xXXXX_XX00
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0xXXXX_XX00
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0xXXXX_XX00

-											
31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
DMASK[7:0]											

Bits	Descriptions					
[31:8]	Reserved	Reserved				
		Px Data Output Write Mask (write-protected)				
	DMASK[n]	These bits are used to protect the corresponding register of Px_DOUT bit[n]. When set the DMASK bit[n] to 1, the corresponding Px_DOUT[n] bit is protected. The write signal is masked, write data to the protect bit is ignored				
[n]		1 = The corresponding Px_DOUT[n] bit is protected				
[1]		0 = The corresponding Px_DOUT[n] bit can be updated				
		Note: This function only protect corresponding Px_DOUT[n] bit, and will not protect corresponding bit control register (P0x_DOUT, P1x_DOUT, P2x_DOUT, P3x_DOUT, P4x_DOUT).				

Port 0-4 Pin Value (Px _PIN)

Register	Offset	R/W	Description	Reset Value
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX

-											
31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
PIN[7:0]											

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	PIN[n]	Px Pin Values The value read from each of these bit reflects the actual status of the respective Px pin $x=0~4$, $n = 0~7$

Port 0-4 De-bounce Enable (Px _DBEN)

Register	Offset	R/W	Description	Reset Value
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0xXXXX_XX00
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0xXXXX_XX00
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0xXXXX_XX00
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0xXXXX_XX00
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0xXXXX_XX00

-							
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	DBEN[7:0]						

Bits	Descriptions							
[31:8]	Reserved	Reserved						
		Px Input Signal De-bounce Enable						
		DBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt.						
		The DBEN[n] is used for "edge-trigger" interrupt only, and ignored for "level trigger" interrupt						
[n]	DBEN[n]	0 = The bit[n] de-bounce function is disabled						
		1 = The bit[n] de-bounce function is enabled						
		The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.						
		x=0~4, n = 0~7						
		Note : It is recommended setting this bit to '0' if GPIO is chosen as power down wakeup source. If set this bit to '1', will cause GPIO to produce interrupt twice. One is caused by						

wake up event, the other one is caused by delayed de-bounce result.

Port 0-4 Interrupt Mode Control (Px _IMD)

Register	Offset	R/W	Description	Reset Value
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0xXXXX_XX00
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0xXXXX_XX00
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0xXXXX_XX00
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0xXXXX_XX00
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0xXXXX_XX00

_							
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	IMD[7:0]						

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Port 0-4 Interrupt Mode Control
	\bigcirc	IMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
		1 = Level trigger interrupt
[n]	IMD[n]	0 = Edge trigger interrupt
[]		If set pin as the level trigger interrupt, then only one level can be set on the registers Px_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur
		The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
		x=0~4, n = 0~7

Port 0-4 Interrupt Enable Control (Px_IEN)

Register	Offset	R/W	Description	Reset Value
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000
		1		1

-								
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	IR_EN[7:0]							
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	IF_EN[7:0]							

Bits	Descriptions				
[31:24]	Reserved	Reserved			
		Port 0-4 Interrupt Enable by Input Rising Edge or Input Level High			
		IR_EN[n] used to enable the interrupt for each of the corresponding input Px[n]. Set bit "1" also enable the pin wakeup function			
		When set the IR_EN[n] bit "1":			
[n+16]	IR_EN[n]	If the interrupt is level mode trigger, the input Px[n] state at level "high" will generate the interrupt.			
		If the interrupt is edge mode trigger, the input Px[n] state change from "low-to-high" will generate the interrupt.			
		1 = Enable the Px[n] level-high or low-to-high interrupt			
		0 = Disable the Px[n] level-high or low-to-high interrupt.			
		x=0~4, n = 0~7			

[15:8]	Reserved	Reserved
		Port 0-4 Interrupt Enable by Input Falling Edge or Input Level Low
		$\rm IF_EN[n]$ used to enable the interrupt for each of the corresponding input $\rm Px[n].$ Set bit "1" also enable the pin wakeup function
	When set the IF_EB[n] bit "1":	When set the IF_EB[n] bit "1":
[n]	IF_EN[n]	If the interrupt is level mode trigger, the input Px[n] state at level "low" will generate the interrupt.
		If the interrupt is edge mode trigger, the input $Px[n]$ state change from "high-to-low" will generate the interrupt.
		1 = Enable the Px[n] state low-level or high-to-low change interrupt
		0 = Disable the Px[n] state low-level or high-to-low change interrupt
		x=0~4, n = 0~7

Port 0-4 Interrupt Trigger Source (Px_ISRC)

Register	Offset	R/W	Description	Reset Value
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Source Flag	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Source Flag	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Source Flag	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Source Flag	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Source Flag	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	IF_ISRC[7:0]							

 $\langle \rangle$

		Descriptions					
[31:8]	Reserved	Reserved					
		Port 0-4 Interrupt Source Flag					
		Read :					
		1 = Indicates Px[n] generate an interrupt					
[]		0 = No interrupt at Px[n]					
[n]	ISRC[n]	Write :					
		1= Clear the correspond pending interrupt					
		0= No action					
		x=0~4, n = 0~7					

Interrupt De-bounce Cycle Control (DBNCECON)

Register	Offset	R/W	Description	Reset Value
DBNCECON	GP_BA+0x180	R/W	External Interrupt De-bounce Control	0x0000_0020

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Rese	Reserved ICLK_ON DBCLKSRC DBCLKSEL							

Bits	Descriptions	scriptions					
		Interrupt clock On mode					
		Set this bit "0" wil disabled	I disable the interrupt generate circuit clock, if the pin[n] interrup	pt is			
[5]	ICLK_ON	0 = disable the close	ck if the P0/1/2/3/4[n] interrupt is disabled				
		1 = interrupt genera	ated circuit clock always enable				
		n=0~7					
		De-bounce counter clock source select					
[4]	DBCLKSRC	1 = De-bounce counter clock source is the internal 10kHz clock					
		0 = De-bounce cou	0 = De-bounce counter clock source is the HCLK				
		De-bounce sampling cycle selection					
		DBCLKSEL	Description				
[3:0]	DBCLKSEL	0	Sample interrupt input once per 1 clocks				
[3.0]	DBCLKSEL	1	Sample interrupt input once per 2 clocks				
		2	Sample interrupt input once per 4 clocks				
		3	Sample interrupt input once per 8 clocks				

4	Sample interrupt input once per 16 clocks	
5	Sample interrupt input once per 32 clocks	
6	Sample interrupt input once per 64 clocks	
7	Sample interrupt input once per 128 clocks	
8	Sample interrupt input once per 256 clocks	
9	Sample interrupt input once per 2*256 clocks	
10	Sample interrupt input once per 4*256clocks	
11	Sample interrupt input once per 8*256 clocks	
12	Sample interrupt input once per 16*256 clocks	
13	Sample interrupt input once per 32*256 clocks	
14	Sample interrupt input once per 64*256 clocks	
15	Sample interrupt input once per 128*256 clocks	

GPIO Port	[P0/P1/P2/P3/P4]	I/O Bit Output Con	trol (Pxx_DOUT)

Register	Offset	R/W	Description	Reset Value
P0x_DOUT	GP_BA+0x200 - GP_BA+0x21C	R/W	P0 Pin I/O Bit Output Control	0x0000_0001
P1x_DOUT	GP_BA+0x220 - GP_BA+0x23C	R/W	P1 Pin I/O Bit Output Control	0x0000_0001
P2x_DOUT	GP_BA+0x240 - GP_BA+0x25C	R/W	P2 Pin I/O Bit Output Control	0x0000_0001
P3x_DOUT	GP_BA+0x260 - GP_BA+0x27C	R/W	P3 Pin I/O Bit Output Control	0x0000_0001
P4x_DOUT	GP_BA+0x280 - GP_BA+0x29C	R/W	P4 Pin I/O Bit Output Control	0x0000_0001

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
	Reserved								

Bits	Descriptions					
[0]		Pxx I/O Pin Bit Output/Input Control Write this bit can control one GPIO pin output value				
		1 = Set corresponding GPIO pin to high				

Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

0 = Set corresponding GPIO pin to low
Read this register to get IO pin status.
For example: write P00_DOUT will reflect the written value to bit P0_DOUT[0], read P00_DOUT will return the value of P0_PIN[0]

5.5 I²C Serial Interface Controller (Master/Slave)

5.5.1 Overview

 I^2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I^2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the Figure 5.5.1-1 for more detail I²C BUS Timing.




Figure 5.5.1-1 I²C Bus Timing

The device's on-chip I^2C provides the serial interface that meets the I^2C bus standard mode specification. The I^2C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I^2C H/W interfaces to the I^2C bus via two pins: SDA (serial data line) and SCL (serial clock line). Pull up resistor is needed on pin SDA and SCL for I^2C operation as these are open drain pins. When the I/O pins are used as I^2C port, user must set the pins function to I^2C in advance.

5.5.2 Features

The I^2C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:


- Support Master and Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I²C interrupt if the I²C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I²C-bus controllers support multiple address recognition (Four slave address with mask option)


5.5.3 Function Description

5.5.3.1 I²C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address and R/W bit transfer
- 3) Data transfer
- 4) STOP signal generation





5.5.3.2 Data transfer on the I²C -bus

Figure 5.5.3-2 shows a master-transmitter transmits to slave-receiver. A master-transmitter addresses a slave-receiver with a 7-bit address and transmits data immediately after the first byte. The transfer direction is not changed




Figure 5.5.3-2 Master Transmits Data to Slave

At the moments of the first acknowledge (generated by the slave), the master-transmitter becomes a master-receiver and the slave-receiver becomes a slave-transmitter.

Figure 5.5.3-3 shows a master-receiver reads data from slave-transmitter immediately after the first byte (address). The transfer direction is changed.





5.5.3.3 START or Repeated START signal

When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the S-bit, is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is no STOP signal between two START signals. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH.




Figure 5.5.3-4 START and STOP condition

5.5.3.4 Slave Address Transfer

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an

acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

5.5.3.5 Data Transfer

Once successful slave addressing has been achieved, the data transfer can proceed on a byteby-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.




Figure 5.5.3-5 Bit Transfer on the I²C bus




Figure 5.5.3-6 Acknowledge on the I²C bus

5.5.4 I²C Protocol Registers

The CPU interfaces to the I^2C port through the following thirteen special function registers: I2CON (control register), I2CSTATUS (status register), I2CDAT (data register), I2CADDRn (address registers, n=0~3), I2CADMn (address mask registers, n=0~3), I2CLK (clock rate register) and I2CTOC (Time-out counter register). All bit 31~ bit 8 of these I^2C special function registers are reserved. These bits do not have any functions and are all zero if read back.

When I^2C port is enabled by setting ENS1 (I2CON [6]) to high, the internal states will be controlled by I2CON and I^2C logic hardware. Once a new status code is generated and stored in I2CSTATUS, the I^2C Interrupt Flag bit SI (I2CON [3]) will be set automatically. If the Enable Interrupt bit EI (I2CON [7]) is set high at this time, the I^2C interrupt will be generated. The bit field I2CSTATUS[7:3] stores the internal state code, the lowest 3 bits of I2CSTATUS are always zero and the content keeps stable until SI is cleared by software. The base address of I^2C is 4002_0000 .

5.5.4.1 Address Registers (I2CADDR)

 I^2C port is equipped with four slave address registers I2CADDRn (n=0~3). The contents of the register are irrelevant when I^2C is in master mode. In the slave mode, the bit field I2CADDRn[7:1] must be loaded with the MCU's own slave address. The I^2C hardware will react if the contents of I2CADDR are matched with the received slave address.

The l^2C ports support the "General Call" function. If the GC bit (I2CADDRn [0]) is set the l^2C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set and the I^2C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I^2C bus, then it will follow status of GC mode.

 I^2 C-bus controllers support multiple address recognition with four address mask registers I2CADMn (n=0~3). When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.

5.5.4.2 Data Register (I2CDAT)

This register contains a byte of serial data to be transmitted or a byte which just has been received. The CPU can read from or write to this 8-bit (I2CDAT [7:0]) directly while it is not in the process of shifting a byte. When I²C is in a defined state and the serial interrupt flag (SI) is set. Data in I2CDAT [7:0] remains stable as long as SI bit is set. While data is being shifted out, data on the bus is simultaneously being shifted in; I2CDAT [7:0] always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2CDAT [7:0].

I2CDAT [7:0] and the acknowledge bit form a 9-bit shift register, the acknowledge bit is controlled by the I²C hardware and cannot be accessed by the CPU. Serial data is shifted through the acknowledge bit into I2CDAT [7:0] on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into I2CDAT [7:0], the serial data is available in I2CDAT [7:0], and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2CDAT [7:0] on the falling edges of SCL clock pulses, and is

shifted into I2CDAT [7:0] on the rising edges of SCL clock pulses.




Figure 5.5.4-1 I²C Data Shifting Direction

5.5.4.3 Control Register (I2CON)

The CPU can read from and write to this 8-bit field of I2CON [7:0] directly. Two bits are affected by hardware: the SI bit is set when the I^2C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS1 = '0'.

- EI Enable Interrupt.
- ENS1 Set to enable I^2C serial function block. When ENS1=1 the I^2C serial function enables. The Multi Function pin function of SDA and SCL must be set to I^2C function.
- STA I²C START Control Bit. Setting STA to logic 1 to enter master mode, the I²C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I²C STOP Control Bit. In master mode, setting STO to transmit a STOP condition to bus then I²C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I²C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI I²C Interrupt Flag. When a new I²C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I²C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.
- AA Assert Acknowledge Control Bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

5.5.4.4 Status Register (I2CSTATUS)

I2CSTATUS [7:0] is an 8-bit read-only register. The three least significant bits are always 0. The bit field I2CSTATUS [7:3] contain the status code. There are 26 possible statuses to generate interrupt event. When I2CSTATUS [7:0] contains F8H, no serial interrupt is requested. All other I2CSTATUS [7:3] values correspond to defined I²C states. All of status states are listed in Table

5.5-1. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS[7:3] one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit. To recover I^2C from bus error, STO should be set and SI should be clear to enter not addressed slave mode. Then clear STO to release bus and to wait new communication. I^2C bus cannot recognize stop condition during this action when bus error occurs.

Master mod	de	Slave Mod	le
STATUS	Description	STATUS	Description
0x08	Start	0xA0	Slave Transmit Repeat Start or Stop
0x10	Master Repeat Start	0xA8	Slave Transmit Address ACK
0x18	Master Transmit Address ACK	0xB0	Slave Transmit Arbitration Lost
0x20	Master Transmit Address NACK	0xB8	Slave Transmit Data ACK
0x28	Master Transmit Data ACK	0xC0	Slave Transmit Data NACK
0x30	Master Transmit Data NACK	0xC8	Slave Transmit Last Data ACK
0x38	Master Arbitration Lost	0x60	Slave Receive Address ACK
0x40	Master Receive ACK	0x68	Slave Receive Arbitration Lost
0x48	Master Receive NACK	0x80	Slave Receive Data ACK
0x50	Master Receive ACK	0x88	Slave Receive Data NACK
0x58	Master Receive NACK	0x70	GC mode Address ACK
0x00	Bus error	0x78	GC mode Arbitration Lost
		0x90	GC mode Data ACK
		0x98	GC mode Data NACK
0xF8	Bus Released Note: Status "0xF8" exists in both	master/slave	e modes, and it won't raise interrupt.

Table 5.5-1 I²C Status Code Description Table.

5.5.4.5 I²C Clock Baud Rate Bits (I2CLK)

The data baud rate of I^2C is determines by I2CLK [7:0] register when I^2C is in a master mode. It is not important when I^2C is in a slave mode. In the slave modes, I^2C will automatically synchronize



with any clock frequency up to 1 MHz from master I²C device.

The data baud rate of I^2C setting is Data Baud Rate of $I^2C = APBCLK / (4x (I2CLK [7:0] +1))$. If PCLK=16 MHz, the I2CLK [7:0] = 40 (28H), so data baud rate of $I^2C = 16$ MHz/ (4x (40 +1)) = 97.5 Kbits/sec.

5.5.4.6 The I²C Time-out Counter Register (I2CTOC)

There is a 14-bit time-out counter which can be used to deal with the I^2C bus hang-up. If the timeout counter is enabled, the counter starts up counting until it overflows (TIF=1) and generates I^2C interrupt to CPU or stops counting by clearing ENTI to 0. When time-out counter is enabled, setting flag SI to high will reset counter and re-start up counting after SI is cleared. If I^2C bus hangs up, it causes the I2CSTATUS and flag SI are not updated for a period, the 14-bit time-out counter may overflow and acknowledge CPU the I^2C interrupt. Refer to the Figure 5.5.4-2 for the 14-bit time-out counter. User can clear TIF by writing 1 to this bit.




Figure 5.5.4-2: I²C Time-out Count Block Diagram

5.5.5 I²C Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
I2C_BA = 0x4	4002_0000			
I2CON	I2C_BA+0x00	R/W	I ² C Control Register	0x0000_0000
I2CADRR0	I2C_BA+0x04	R/W	I ² C Slave Address Register0	0x0000_0000
I2CDAT	I2C_BA+0x08	R/W	I ² C DATA Register	0x0000_0000
I2CSTATUS	I2C_BA+0x0C	R	I ² C Status Register	0x0000_00F8
I2CLK	I2C_BA+0x10	R/W	I ² C Clock Divided Register	0x0000_0000
I2CTOC	I2C_BA+0x14	R/W	I ² C Time Out Control Register	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I ² C Slave Address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	I ² C Slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I ² C Slave Address Register3	0x0000_0000
I2CADM0	I2C_BA+0x24	R/W	I ² C Slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I ² C Slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I ² C Slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I ² C Slave Address Mask Register3	0x0000_0000

5.5.6 I²C Controller Registers Description

I²C CONTROL REGISTER (I2CON)

Register	Offset	R/W	Description	Reset Value
I2CON	I2C_BA+0x00	R/W	I ² C Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved		$\overline{\mathbf{\nabla}}$			
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
EI	ENS1	STA	STO	SI	AA	Rese	rved		
P		•				•			

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	EI	Enable Interrupt 1 = Enable I ² C interrupt 0 = Disable I ² C interrupt
[6]	ENS1	I ² C Controller Enable Bit 1 = Enable 0 = Disable Set to enable I ² C serial function block. When ENS1=1 the I ² C serial function enables. The multi-function pin function of SDA and SCL must set to I ² C function first.
[5]	STA	I ² C START Control Bit Setting STA to logic 1 to enter master mode, the I ² C hardware sends a START or repeat START condition to bus when the bus is free.
[4]	sto	I ² C STOP Control Bit In master mode, setting STO to transmit a STOP condition to bus then I ² C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, setting STO resets I ² C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.

[3]	SI	I²C Interrupt Flag When a new I ² C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I ² C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.
[2]	AA	Assert Acknowledge Control Bit When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.
[1:0]	Reserved	Reserved

I²C DATA REGISTER (I2CDAT)

Register	Offset	R/W	Description	Reset Value
I2CDAT	I2C_BA+0x08	R/W	I ² C DATA Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
	I2CDAT[7:0]								
<u></u>									

-		
Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	I2CDAT	I ² C Data Register Bit [7:0] is located with the 8-bit transferred data of I ² C serial port.

I²C STATUS REGISTER (I2CSTATUS)

Register	Offset	R/W	Description	Reset Value
I2CSTATUS	I2C_BA+0x0C	R/W	I ² C Status Register	0x0000_00F8

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	I2CSTATUS[7:0]								

Bits	Descriptions	Descriptions					
[31:8]	Reserved	Reserved					
		I ² C Status Register The status register of I ² C:					
[7:0]	I2CSTATUS	The three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2CSTATUS contains F8H, no serial interrupt is requested. All other I2CSTATUS values correspond to defined I ² C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.					

I²C CLOCK DIVIDED REGISTER (I2CLK)

Register	Offset	R/W	Description	Reset Value
I2CLK	I2C_BA+0x10	R/W	I ² C Clock Divided Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	I2CLK[7:0]									
<u></u>										

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	I2CLK	I ² C Clock Divided Register The I ² C clock rate bits: Data Baud Rate of I ² C = PCLK / (4x (I2CLK+1)). Note: The minimum value of I2CLK is 4.

I²C TIME-OUT CONTROL REGISTER (I2CTOC)

Register	Offset	R/W	Description	Reset Value
I2CTOC	I2C_BA+0x14	R/W	I ² C Time-Out Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
		Reserved	ENTI	DIV4	TIF				

Bits	Descriptions	Descriptions						
[31:3]	Reserved	Reserved						
[2]	ENTI	Time-out counter is enabled/disable 1 = Enable 1 0 = Disable 1 When Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared.						
[1]	DIV4	Time-Out counter input clock is divided by 4 1 = Enable 0 = Disable When Enable, The time-Out period is extend 4 times.						
[0]	TIF	Time-Out Flag This bit is set by H/W when I ² C time-out happened and it can interrupt CPU if I ² C interrupt enable bit (EI) is set to 1. S/W can write 1 to clear this bit.						

I²C SLAVE ADDRESS REGISTER (I2CADDRx)

Register	Offset	R/W	Description	Reset Value
I2CADDR0	I2C_BA+0x04	R/W	I ² C slave Address Register0	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I ² C slave Address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	I ² C slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I ² C slave Address Register3	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	I2CADDR[7:1]							

Bits	Descriptions			
[31:8]	Reserved	Reserved		
[7:1]	I2CADDR	I²C Address Register The content of this register is irrelevant when I ² C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I ² C hardware will react if either of the address is matched.		
[0]	GC	General Call Function 0 = Disable General Call Function. 1 = Enable General Call Function.		

I²C SLAVE ADDRESS MASK REGISTER (I2CADMx)

Register	Offset	R/W	Description	Reset Value
I2CADM0	I2C_BA+0x24	R/W	I ² C Slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I ² C Slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I ² C Slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I ² C Slave Address Mask Register3	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
I2CADMx[7:1]					Reserved		

Bits	Descriptions				
[31:8]	Reserved	Reserved			
		I ² C Slave Address Mask Register			
		1 = Mask enable (the received corresponding address bit is don't care.)			
[7:1]	I2CADMx	0 = Mask disable (the received corresponding register bit should be exact the same as address register.)			
		I ² C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.			
[0]	Reserved	Reserved			

5.5.7 Modes of Operation

The on-chip I²C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I²C port may operate as a master or as a slave. In the slave mode, the I²C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action didn't be interrupted. If bus arbitration is lost in the master mode, I²C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

Bits STA, STO and AA in I2CON register will determine the next state of the I2C hardware after SI flag is cleared. Upon completion of the new action, a new status code will be updated and the SI flag will be set. If the I2C interrupt control bit EI (I2CON [7]) is set, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

In the following description of five operation modes, detailed data flow is represented. The legend for those data flow figures is shown in Figure 5.5.7-1.





Figure 5.5.7-1 Legend for the following five figures

5.5.7.1 Master Transmitter Mode


As shown in Figure 5.5.7-2, in master transmitter mode, serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and it is represented by "W" in the Figure 5.5.3-2. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.





5.5.7.2 Master Receiver Mode

As shown in Figure 5.5.7-3, in this case the data direction bit (R/W) will be logic 1, and it is represented by "R" in the Figure 5.5.3-3. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.





5.5.7.3 Slave Receiver Mode

As shown in Figure 5.5.7-4, serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.






Figure 5.5.7-4 Slave Receiver Mode


nuvoton

5.5.7.4 Slave Transmitter Mode

As shown in Figure 5.5.7-5, the first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.







5.5.7.5 General Call (GC) Mode

As shown in Figure 5.5.7-6, if the GC bit (I2CADDRn [0]) is set, the I^2C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function. When GC bit is set and the I^2C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I^2C bus, then it will follow status of GC mode. Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.





Figure 5.5.7-6 GC Mode



5.6 PWM Generator and Capture Timer

5.6.1 Overview

NuMicro M0517LBN has 2 sets of PWM group supports 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM downcounters for PWM period control, two 16-bit comparators for PWM duty control and one deadzone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM timing, period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to figures bellowed for the architecture of PWM Timers.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWMtimer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM 0; and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL_IE1[17] and CCR0.CFL_IE1[18]. And capture channel 0 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR0 and CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read



PIIR to get interrupt source and Read PWM_CRLx/PWM_CFLx(x=0 and 3) to get capture value and finally write 1 to clear PIIR. If interrupt latency will take time T0 to finish, the capture signal mustn't transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For example:

HCLK = 50 MHz, PWM_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is 1/900ns ≈ 1000 kHz

5.6.2 Features

5.6.2.1 **PWM** function features:

PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.

- Up to 16 bits resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels

5.6.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- 8 capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

5.6.3 Block Diagram

The Figure 5.6.3-1 illustrate the architecture of PWM in pair (Timer 0&1 are in one pair and timer 2&3 are in another one, and so on.).




Figure 5.6.3-1 PWM Generator 0 Clock Source Control




Figure 5.6.3-2 PWM Generator 0 Architecture Diagram




Figure 5.6.3-3 PWM Generator 2 Clock Source Control




Figure 5.6.3-4 PWM Generator 2 Architecture Diagram




Figure 5.6.3-5 PWM Generator 4 Clock Source Control




Figure 5.6.3-6 PWM Generator 4 Architecture Diagram




Figure 5.6.3-7 PWM Generator 6 Clock Source Control




Figure 5.6.3-8 PWM Generator 6 Architecture Diagram

5.6.4 Function Description

5.6.4.1 PWM-Timer Operation

The PWM period and duty control are configured by PWM down-counter register (CNR) and PWM comparator register (CMR). The PWM-timer timing operation is shown in the Figure 5.6.4-2. The pulse width modulation follows the formula as below and the legend of PWM-Timer Comparator is shown in the Figure 5.6.4-1 note that the corresponding GPIO pins must be configured as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.

PWM frequency = PWMxy_CLK / ((prescale+1)*(clock divider)*(CNR+1)); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.

- Duty ratio = (CMR+1)/(CNR+1)
- CMR >= CNR: PWM output is always high
- CMR < CNR: PWM low width= (CNR-CMR) unit¹; PWM high width = (CMR+1) unit
- CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit






Figure 5.6.4-1 Legend of Internal Comparator Output of PWM-Timer




Figure 5.6.4-2 PWM-Timer Operation Timing

Publication Release Date: Sep.20, 2012 Revision V1.0

5.6.4.2 PWM Double Buffering, Auto-reload and One-shot Operation

NuMicro M0517LBN PWM Timers have double buffering function the reload value is updated at the start of next period without affecting current timer operation. The PWM counter value can be written into CNRx and current PWM counter value can be read from PDRx.

PWM0 will operate at one-shot mode if CH0MOD bit is set to 0, and operate at auto-reload mode if CH0MOD bit is set to 1. It is recommend that switch PWM0 operating mode before set CH0EN bit to 1 to enable PWM0 counter start running because the content of CNR0 and CMR0 will be cleared to zero to reset the PWM0 period and duty setting when PWM0 operating mode is changed. As PWM0 operate at one-shot mode, CMR0 and CNR0 should be written first and then set CH0EN bit to 1 to enable PWM0 counter start running. After PWM0 counter down count from CNR0 value to zero, CNR0 and CMR0 will be cleared to zero by hardware and PWM0 counter will be held. Software need to write new CMR0 and CNR0 value to set next one-shot period and duty. When re-start next one-shot operation, the CMR0 should be written first because PWM0 counter will auto re-start counting when CNR0 is written an non-zero value. As PWM0 operate at auto-reload mode, CMR0 and CNR0 should be written first because PWM0 counter will auto re-start running. The value of CNR0 will reload to PWM0 counter when it down count reaches zero. If CNR0 is set to zero, PWM0 counter will be held. PWM1~PWM7 performs the same function as PWM0.




Figure 5.6.4-3 PWM Double Buffering Illustration

- 185 -

5.6.4.3 Modulate Duty Ratio

The double buffering function allows CMRx written at any point in current cycle. The loaded value will take effect from next cycle.




Figure 5.6.4-4 PWM Controller Output Duty Ratio

5.6.4.4 Dead-Zone Generator

NuMicro M0517LBN PWM is implemented with Dead Zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program PPRx.DZI to determine the Dead Zone interval.




Figure 5.6.4-5 Paired-PWM Output with Dead Zone Generation Operation

5.6.4.5 Capture Operation

The Capture 0 and PWM 0 share one timer that included in PWM 0; and the Capture 1 and PWM 1 share another timer, and etc. The capture always latches PWM-counter to CRLRx when input channel has a rising transition and latches PWM-counter to CFLRx when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0[1] (Rising latch Interrupt enable) and CCR0[2] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0[17] and CCR0[18], and etc. Whenever the Capture module issues a capture interrupt, the corresponding PWM counter will be reloaded with CNRx at this moment. Note that the corresponding GPIO pins must be configured as capture function (disable POE and enable CAPENR) for the corresponding capture channel.




Figure 5.6.4-6 Capture Operation Timing

At this case, the CNR is 8:

- 1. The PWM counter will be reloaded with CNRx when a capture interrupt flag (CAPIFx) is set.
- 2. The channel low pulse width is (CNR + 1 CRLR).
- 3. The channel high pulse width is (CNR + 1 CFLR).

5.6.4.6 PWM-Timer Interrupt Architecture

There are eight PWM interrupts, PWM0_INT~PWM7_INT, which are divided into PWMA_INT and PWMB_INT for Advanced Interrupt Controller (AIC). PWM 0 and Capture 0 share one interrupt, PWM1 and Capture 1 share the same interrupt and so on. Therefore, PWM function and Capture function in the same channel cannot be used at the same time. The Figure 5.6.4-7 demonstrates the architecture of PWM-Timer interrupts.




Figure 5.6.4-7 PWM Group A PWM-Timer Interrupt Architecture Diagram




Figure 5.6.4-8 PWM Group B PWM-Timer Interrupt Architecture Diagram

5.6.4.7 PWM-Timer Start Procedure

The following procedure is recommended for starting a PWM drive.

- 1. Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- 3. Setup inverter on/off, dead zone generator on/off, auto-reload/one-shot mode and Stop PWM-timer (PCR)
- 4. Setup comparator register (CMR) for setting PWM duty.
- 5. Setup PWM down-counter register (CNR) for setting PWM period.
- 6. Setup interrupt enable register (PIER)
- 7. Setup corresponding GPIO pins as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.
- 8. Enable PWM timer start running (Set CHxEN = 1 in PCR)

5.6.4.8 PWM-Timer Stop Procedure

Method 1:

Set 16-bit down counter (CNR) as 0, and monitor PDR (current value of 16-bit down-counter). When PDR reaches to 0, disable PWM-Timer (CHxEN in PCR). (*Recommended*)

Method 2:

Set 16-bit down counter (CNR) as 0. When interrupt request happens, disable PWM-Timer (CHxEN in PCR). (*Recommended*)

Method 3:

Disable PWM-Timer directly ((CHxEN in PCR). (Not recommended)

The reason why method 3 is not recommended is that disable CHxEN will immediately stop PWM output signal and lead to change the duty of the PWM output, this may cause damage to the control circuit of motor

5.6.4.9 Capture Start Procedure

- 1. Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- 3. Setup channel enabled, rising/falling interrupt enable and input signal inverter on/off (CCR0, CCR2)
- 4. Setup PWM down-counter (CNR)
- 5. Setup corresponding GPIO pins as capture function (disable POE and enable CAPENR) for the corresponding PWM channel.
- 6. Enable PWM timer start running (Set CHxEN = 1 in PCR)

5.6.5 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
	PWMA_BA = 0x4004_0000 (PWM group A) PWMB_BA = 0x4014_0000 (PWM group B)							
	PWMA_BA+0x00	R/W	PWM Group A Prescaler Register	0x0000_0000				
PPR	PWMB_BA+0x00	R/W	PWM Group B Prescaler Register	0x0000_0000				
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Select Register	0x0000_0000				
	PWMB_BA+0x04	R/W	PWM Group B Clock Select Register	0x0000_0000				
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register	0x0000_0000				
FUR	PWMB_BA+0x08	R/W	PWM Group B Control Register	0x0000_0000				
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000				
CINKU	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000				
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000				
	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000				
PDR0	PWMA_BA+0x14	R	PWM Group A Data Register 0	0x0000_0000				
FDRU	PWMB_BA+0x14	R	PWM Group B Data Register 0	0x0000_0000				
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000				
CNRT	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000				
CMR1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000				
CINICI	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000				
PDR1	PWMA_BA+0x20	R	PWM Group A Data Register 1	0x0000_0000				
	PWMB_BA+0x20	R	PWM Group B Data Register 1	0x0000_0000				
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000				
	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000				
CMR2	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000				
	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000				

PDR2	PWMA_BA+0x2C	R	PWM Group A Data Register 2	0x0000_0000
PDRZ	PWMB_BA+0x2C	R	PWM Group B Data Register 2	0x0000_0000
01/20	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
CNR3	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000
CMD2	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
CMR3	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000
0002	PWMA_BA+0x38	R	PWM Group A Data Register 3	0x0000_0000
PDR3	PWMB_BA+0x38	R	PWM Group B Data Register 3	0x0000_0000
	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
PIER	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000
DUD	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
PIIR	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000
0000	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register 0	0x0000_0000
CCR0	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register 0	0x0000_0000
CCR2	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register 2	0x0000_0000
CCR2	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register 2	0x0000_0000
	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (Channel 0)	0x0000_0000
CRLR0	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (Channel 0)	0x0000_0000
	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (Channel 0)	0x0000_0000
CFLR0	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (Channel 0)	0x0000_0000
	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (Channel 1)	0x0000_0000
CRLR1	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (Channel 1)	0x0000_0000
	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (Channel 1)	0x0000_0000
CFLR1	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (Channel 1)	0x0000_0000
	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (Channel 2)	0x0000_0000
CRLR2	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (Channel 2)	0x0000_0000

Publication Release Date: Sep.20, 2012 Revision V1.0

CFLR2	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (Channel 2)	0x0000_0000
	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (Channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (Channel 3)	0x0000_0000
GRENS	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (Channel 3)	0x0000_0000
CFLR3	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (Channel 3)	0x0000_0000
OI ERG	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (Channel 3)	0x0000_0000
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
CAPENK	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000
POE	PWMA_BA+0x7C	R/W	PWM Group A Output Enable for channel 0~3	0x0000_0000
	PWMB_BA+0x7C	R/W	PWM Group B Output Enable for channel 0~3	0x0000_0000

5.6.6 Controller Registers Description

PWM Pre-Scale Register (PPR)

Register	Offset	R/W	Description	Reset Value
PPR	PWMA_BA+0x00	R/W	PWM Group A Pre-scale Register	0x0000_0000
PPR	PWMB_BA+0x00	R/W	PWM Group B Pre-scale Register	0x0000_0000

31	30	29	28	27	26	25	24		
	DZI23								
23	22	21	20	19	18	17	16		
			DZ	101	\mathbf{X}	7			
15	14	13	12	11	10	9	8		
			CF	23					
7	6	5	4	3	2	1	0		
	CP01								

Bits	Descriptions	Descriptions						
[31:24]	DZI23	 Dead zone interval register for pair of channel2 and channel3 (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits. 						
[23:16]	DZI01	Dead zone interval register for pair of channel 0 and channel 1 (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits.						
[15:8]	CP23	 Clock prescaler 2 (PWM counter 2 & 3 for group A and PWM counter 6 & 7 for group B) Clock input is divided by (CP23 + 1) before it is fed to the corresponding PWM counter If CP23=0, then the clock prescaler 2 output clock will be stopped. So corresponding PWM counter will be stopped also. 						
[7:0]	CP01	Clock prescaler 0 (PWM counter 0 & 1 for group A and PWM counter 4 & 5 for group B) Clock input is divided by (CP01 + 1) before it is fed to the corresponding PWM counter						

	If CP01=0, then the clock prescaler 0 output clock will be stopped. So corresponding PWM counter will be stopped also.
--	------------------------------------------------------------------------------------------------------------------------

PWM Clock Selector Register (CSR)

Register	Offset	R/W	Description	Reset Value
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Selector Register	0x0000_0000
CSR	PWMB_BA+0x04	R/W	PWM Group B Clock Selector Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved	1	\sim			
15	14	13	12	11	10	9	8		
Reserved		CSR3	<u>.</u>	Reserved	d CSR2				
7	6	5	4	3	2	1	0		
Reserved		CSR1		Reserved		CSR0			

Bits	Descriptions								
[31:15]	Reserved	Reserved	Reserved						
		group B) Select clock input for F	Select clock input for PWM timer.						
		CSR3 [14:12]	Input clock divided by						
[14:12]	CSR3	100	1						
[]		011	16						
		010	8						
		001	4	_					
		000	2						
[11]	Reserved	Reserved	Reserved						
[10:8]	CSR2	Timer 2 Clock Source group B)	Timer 2 Clock Source Selection (PWM timer 2 for group A and PWM timer 6 for group B)						
[10.0]		Select clock input for P							
		(Table is the same as	(Table is the same as CSR3)						

Publication Release Date: Sep.20, 2012 Revision V1.0

[7]	Reserved	Reserved
[6:4]	CSR1	Timer 1 Clock Source Selection (PWM timer 1 for group A and PWM timer 5 for group B) Select clock input for PWM timer. (Table is the same as CSR3)
[3]	Reserved	Reserved
[2:0]	CSR0	Timer 0 Clock Source Selection (PWM timer 0 for group A and PWM timer 4 for group B) Select clock input for PWM timer. (Table is the same as CSR3)

PWM Control Register (PCR)

Register	Offset	R/W	Description	Reset Value
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register (PCR)	0x0000_0000
PCR	PWMB_BA+0x08	R/W	PWM Group B Control Register (PCR)	0x0000_0000

31	30	29	28	27	26	25	24
	Rese	erved		CH3MOD	CH3INV	Reserved	CH3EN
23	22	21	20	19	18	17	16
	Rese	erved		CH2MOD	CH2INV	Reserved	CH2EN
15	14	13	12	11	10	9	8
	Reserved				CH1INV	Reserved	CH1EN
7	6	5	4	3	2	1	0
Rese	erved	DZEN23	DZEN01	CH0MOD	CHOINV	Reserved	CH0EN
<u></u>							

Bits	Descriptions	
[31:28]	Reserved	Reserved
[27]	СНЗМОД	 PWM-Timer 3 Auto-reload/One-Shot Mode (PWM timer 3 for group A and PWM timer 7 for group B) 1 = Auto-reload Mode 0 = One-Shot Mode Note: If there is a transition at this bit, it will cause CNR3 and CMR3 be clear.
[26]	CH3INV	 PWM-Timer 3 Output Inverter ON/OFF (PWM timer 3 for group A and PWM timer 7 for group B) 1 = Inverter ON 0 = Inverter OFF
[25]	Reserved	Reserved
[24]	CH3EN	 PWM-Timer 3 Enable/Disable Start Run (PWM timer 3 for group A and PWM timer 7 for group B) 1 = Enable corresponding PWM-Timer Start Run 0 = Stop corresponding PWM-Timer Running
[23:20]	Reserved	Reserved
[19]	CH2MOD	PWM-Timer 2 Auto-reload/One-Shot Mode (PWM timer 2 for group A and PWM

Publication Release Date: Sep.20, 2012 Revision V1.0

		timer 6 for group R)
		timer 6 for group B)
		1 = Auto-reload Mode
		0 = One-Shot Mode
		Note: If there is a transition at this bit, it will cause CNR2 and CMR2 be clear.
[18]	CH2INV	PWM-Timer 2 Output Inverter ON/OFF (PWM timer 2 for group A and PWM timer 6 for group B)
		1 = Inverter ON
		0 = Inverter OFF
[17]	Reserved	Reserved
14.01	0.051	PWM-Timer 2 Enable/Disable Start Run (PWM timer 2 for group A and PWM timer 6 for group B)
[16]	CH2EN	1 = Enable corresponding PWM-Timer Start Run
		0 = Stop corresponding PWM-Timer Running
[15:12]	Reserved	Reserved
		PWM-Timer 1 Auto-reload/One-Shot Mode (PWM timer 1 for group A and PWM timer 5 for group B)
[11]	CH1MOD	1 = Auto-load Mode
		0 = One-Shot Mode
		Note: If there is a transition at this bit, it will cause CNR1 and CMR1 be clear.
		PWM-Timer 1 Output Inverter ON/OFF (PWM timer 1 for group A and PWM timer 5 for group B)
[10]	CH1INV	1 = Inverter ON
		0 = Inverter OFF
[9]	Reserved	Reserved
		PWM-Timer 1 Enable/Disable Start Run (PWM timer 1 for group A and PWM timer 5 for group B)
[8]	CH1EN	1 = Enable corresponding PWM-Timer Start Run
		0 = Stop corresponding PWM-Timer Running
[7:6]	Reserved	Reserved
		Dead-Zone 2 Generator Enable/Disable (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)
		1 = Enable
[5]	DZEN23	0 = Disable
		Note: When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes a complementary pair for PWM group B.

[4]	DZEN01	 Dead-Zone 0 Generator Enable/Disable (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B) 1 = Enable 0 = Disable Note: When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes a complementary pair for PWM group B.
[3]	CH0MOD	 PWM-Timer 0 Auto-reload/One-Shot Mode (PWM timer 0 for group A and PWM timer 4 for group B) 1 = Auto-reload Mode 0 = One-Shot Mode Note: If there is a transition at this bit, it will cause CNR0 and CMR0 be clear.
[2]	CHOINV	PWM-Timer 0 Output Inverter ON/OFF (PWM timer 0 for group A and PWM timer 4 for group B) 1 = Inverter ON 0 = Inverter OFF
[1]	Reserved	Reserved
[0]	CHOEN	 PWM-Timer 0 Enable/Disable Start Run (PWM timer 0 for group A and PWM timer 4 for group B) 1 = Enable corresponding PWM-Timer Start Run 0 = Stop corresponding PWM-Timer Running

PWM Counter Register 3-0 (CNR3-0)

Register	Offset	R/W	Description	Reset Value
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
CINKU	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
CNR1	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
CNILZ	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000
CNR3	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
CINKO	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000
		1		1

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	CNRx [15:8]						
7	6	5	4	3	2	1	0
			CNRx	c [7:0]			

Bits	Descriptions	
[31:16]	Reserved	Reserved
		PWM Counter/Timer Loaded Value
		CNR determines the PWM period.
		 PWM frequency = PWMxy_CLK / ((prescale+1) * (clock divider) * (CNR+1));
		where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.
[15:0]	CNRx	• Duty ratio = (CMR+1)/(CNR+1).
		• CMR >= CNR: PWM output is always high.
		• CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.
		• CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit

Publication Release Date: Sep.20, 2012 Revision V1.0

(Unit = one PWM clock cycle)
Note: Any write to CNR will take effect in next PWM cycle.

PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
CINKU	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
CMP1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
CMR1	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
CMR2	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
GWINZ	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000
CMR3	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
CWINS	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24
	-		Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
		\sim	CMRx	[15:8]			
7	6	5	4	3	2	1	0
			CMR	c [7:0]			

Bits	Descriptions				
[31:16]	Reserved	Reserved			
		PWM Comparator Register			
1		CMR determines the PWM duty.			
[15:0]	CMRx	 PWM frequency = PWMxy_CLK / ((prescale+1) * (clock divider) * (CNR+1)); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel. 			
[13.0]	Chintx	• Duty ratio = $(CMR+1)/(CNR+1)$.			
		• CMR >= CNR: PWM output is always high.			
		 CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit. 			

• CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit
(Unit = one PWM clock cycle)
Note: Any write to CMR will take effect in next PWM cycle.

PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/ ۱	Description	Reset Value
PDR0	PWMA_BA0+0x14	R	PWM Group A Data Register 0	0x0000_0000
T DIG	PWMB_BA0+0x14	R	PWM Group B Data Register 0	0x0000_0000
PDR1	PWMA_BA0+0x20	R	PWM Group A Data Register 1	0x0000_0000
1 BILL	PWMB_BA0+0x20	R	PWM Group B Data Register 1	0x0000_0000
PDR2	PWMA_BA0+0x2C	R	PWM Group A Data Register 2	0x0000_0000
	PWMB_BA0+0x2C	R	PWM Group B Data Register 2	0x0000_0000
PDR3	PWMA_BA0+0x38	R	PWM Group A Data Register 3	0x0000_0000
	PWMB_BA0+0x38	R	PWM Group B Data Register 3	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	·		PDR	[15:8]			
7	6	5	4	3	2	1	0
	PDR[7:0]						

Bits	Descriptions	Descriptions					
[31:16]	Reserved	Reserved Reserved					
[15:0]	PDRx	PWM Data Register User can monitor PDR to know the current value in 16-bit down counter.					

PWM Interrupt Enable Register (PIER)

Register	Offset	R/W	Description	Reset Value
PIER	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved		$\overline{}$	
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Rese	erved		PWMIE3	PWMIE2	PWMIE1	PWMIE0
					L	1	1

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	PWMIE3	PWM channel 3 Interrupt Enable 1 = Enable 0 = Disable
[2]	PWMIE2	PWM channel 2 Interrupt Enable 1 = Enable 0 = Disable
[1]	PWMIE1	PWM channel 1 Interrupt Enable 1 = Enable 0 = Disable
[0]	PWMIE0	PWM channel 0 Interrupt Enable 1 = Enable 0 = Disable

PWM Interrupt Indication Register (PIIR)

Register	Offset	R/W	Description	Reset Value
PIIR	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved		\sim	
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Rese	erved		PWMIF3	PWMIF2	PWMIF1	PWMIF0

Bits	Descriptions	Descriptions				
[31:4]	Reserved	Reserved				
[3]	PWMIF3	PWM channel 3 Interrupt Status This bit is set by hardware when PWM3 down counter reaches zero if PWM3 interrupt enable bit (PWMIE3) is 1, software can write 1 to clear this bit to zero				
[2]	PWMIF2	PWM channel 2 Interrupt Status This bit is set by hardware when PWM2 down counter reaches zero if PWM3 interrupt enable bit (PWMIE2) is 1, software can write 1 to clear this bit to zero				
[1]	PWMIF1	PWM channel 1 Interrupt Status This bit is set by hardware when PWM1 down counter reaches zero if PWM3 interrupt enable bit (PWMIE1) is 1, software can write 1 to clear this bit to zero				
[0]	PWMIF0	PWM channel 0 Interrupt Status This bit is set by hardware when PWM0 down counter reaches zero if PWM3 interrupt enable bit (PWMIE0) is 1, software can write 1 to clear this bit to zero				

Note: User can clear each interrupt flag by writing an one to corresponding bit in PIIR.

Capture Control Register (CCR0)

Register	Offset	R/W	Description	Reset Value
CCR0	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register	0x0000_0000
Conto	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
CFLRI1	CRLRI1	Reserved	CAPIF1	CAPCH1EN	CFL_IE1	CRL_IE1	INV1
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
CFLRI0	CRLRI0	Reserved	CAPIF0	CAPCH0EN	CFL_IE0	CRL_IE0	INV0

Bits	Descriptions				
[31:24]	Reserved	Reserved			
[23]	CFLRI1	CFLR1 Latched Indicator Bit When PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware. Clear this bit by writing a one to it.			
[22]	CRLRI1	CRLR1 Latched Indicator Bit When PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware. Clear this bit by writing a one to it.			
[5]	Reserved	Reserved			
[20]	CAPIF1	Capture1 Interrupt Indication Flag If PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1). This flag is clear by software with a write 1 to itself.			
[19]	CAPCH1EN	Capture PWM Group Channel 1 transition Enable/Disable 1 = Enable capture function on PWM group channel 1.			

		0 = Disable capture function on PWM group channel 1
		When Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch)
		and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt.
		PWM Group Channel 1 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[18]	CFL_IE1	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt.
		PWM Group Channel 1 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[17]	CRL_IE1	0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt.
		PWM Group Channel 1 Inverter ON/OFF
[16]	INV1	1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter OFF
[15:8]	Reserved	Reserved
		CFLR0 Latched Indicator Bit
[7]	CFLRI0	When PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.
		Clear this bit by writing a one to it.
		CRLR0 Latched Indicator Bit
[6]		When PWM group input channel 0 has a rising transition, CRLR0 was latched with
[6]	CRLRIO	the value of PWM down-counter and this bit is set by hardware.
		Clear this bit by writing a one to it.
[5]	Reserved	Reserved
		Capture0 Interrupt Indication Flag
[4]	CAPIFO	If PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1). This flag is clear by software with a write 1 to itself.
		Capture Channel 0 transition Enable/Disable
[3]	CAPCHOEN	1 = Enable capture function on PWM group channel 0.
⊾ - J		0 = Disable capture function on PWM group channel 0
		When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising

		latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt.
[2]	CFL_IE0	 PWM Group Channel 0 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt.
[1]	CRL_IE0	 PWM Group Channel 0 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt.
[0]	INVO	PWM Group Channel 0 Inverter ON/OFF 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

Capture Control Register (CCR2)

Register	Offset	R/W	Description	Reset Value
CCR2	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register	0x0000_0000
CCR2	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
CFLRI3	CRLRI3	Reserved	CAPIF3	CAPCH3EN	CFL_IE3	CRL_IE3	INV3			
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
CFLRI2	CRLRI2	Reserved	CAPIF2	CAPCH2EN	CFL_IE2	CRL_IE2	INV2			
<u></u>										

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	CFLRI3	CFLR3 Latched Indicator Bit When PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware. Write 1 to clear this bit to zero.
[22]	CRLRI3	CRLR3 Latched Indicator Bit When PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware. Write 1 to clear this bit to zero.
[21]	Reserved	Reserved
[20]	CAPIF3	Capture3 Interrupt Indication Flag If PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1). Write 1 to clear this bit to zero.
[19]	CAPCH3EN	Capture Channel 3 transition Enable/Disable 1 = Enable capture function on PWM group channel 3

		0 = Disable capture function on PWM group channel 3
		When Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt.
		PWM Group Channel 3 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[18]	CFL_IE3	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt.
		PWM Group Channel 3 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[17]	CRL_IE3	0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt.
		PWM Group Channel 3 Inverter ON/OFF
[16]	INV3	1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter OFF
[15:8]	Reserved	Reserved
		CFLR2 Latched Indicator Bit
[7]	CFLRI2	When PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.
		Note: Write 1 to clear this bit to zero.
		CRLR2 Latched Indicator Bit
[6]	CRLRI2	When PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.
		Note: Write 1 to clear this bit to zero.
[5]	Reserved	Reserved
		Capture2 Interrupt Indication Flag
[4]	CAPIF2	If PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1).
		Note: Write 1 to clear this bit to zero.
		Capture Channel 2 transition Enable/Disable
[3]	CAPCH2EN	1 = Enable capture function on PWM group channel 2
-		0 = Disable capture function on PWM group channel 2
		When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising

		latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt.
[2]	CFL_IE2	 PWM Group Channel 2 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt.
[1]	CRL_IE2	 PWM Group Channel 2 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt.
[0]	INV2	PWM Group Channel 2 Inverter ON/OFF 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

Capture Rising Latch Register3-0 (CRLR3-0)

 \mathbf{X}

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (channel 0)	0x0000_0000
CRLR0	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (channel 0)	0x0000_0000
CRLR1	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (channel 1)	0x0000_0000
GRERT	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (channel 1)	0x0000_0000
CRLR2	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (channel 2)	0x0000_0000
GRERZ	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (channel 3)	0x0000_0000
GRERS	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (channel 3)	0x0000_0000

Note: If CPU clock is slower than PWM/Capture clock, a write to CRLRx is not guaranteed.

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	CRLRx [15:8]									
7	6	5	4	3	2	1	0			
	CRLRx [7:0]									

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CRLRx	Capture Rising Latch Register Latch the PWM counter when Channel 0/1/2/3 has rising transition.

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (channel 0)	0x0000_0000
CFLR0	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (channel 0)	0x0000_0000
CFLR1	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (channel 1)	0x0000_0000
	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (channel 1)	0x0000_0000
	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR2	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR3	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (channel 3)	0x0000_0000
	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (channel 3)	0x0000_0000

na Fallin n Latak Daniatan) 0 (OFLD) 0)

Note: If CPU clock is slower than PWM/Capture clock, a write to CFLRx is not guaranteed.

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
		\mathcal{I}	CFLR>	[15:8]					
7	6	5	4	3	2	1	0		
	CFLRx [7:0]								

Bits	Descriptions				
[31:16]	Reserved	Reserved			
[15:0]	CFLRx	Capture Falling Latch Register Latch the PWM counter when Channel 0/1/2/3 has Falling transition.			

Capture Input Enable Register (CAPENR)

Register	Offset	R/W	Description	Reset Value
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
Reserved											
15	14	13	12	11	10	9	8				
Reserved											
7	6	5	4	3	2	1	0				
Reserved				CAPENR							
											

PWM Output Enable Register (POE)

Register	Offset	R/W	Description	Reset Value
POE	PWMA_BA+0x7C	R/W	PWM Group A Output Enable Register for channel 0~3	0x0000_0000
	PWMB_BA+0x7C	R/W	PWM Group B Output Enable Register for channel 0~3	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
Reserved PWM3 PWM2 PWM1 PWM						PWM0				
E										

Bits	Descriptions	
[3]	PWM3	 PWM Channel 3 Output Enable Register 1 = Enable PWM channel 3 output to pin 0 = Disable PWM channel 3 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[2]	PWM2	 PWM Channel 2 Output Enable Register 1 = Enable PWM channel 2 output to pin 0 = Disable PWM channel 2 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[1]	PWM1	 PWM Channel 1 Output Enable Register 1 = Enable PWM channel 1 output to pin 0 = Disable PWM channel 1 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[0]	PWMO	 PWM Channel 0 Output Enable Register 1 = Enable PWM channel 0 output to pin 0 = Disable PWM channel 0 output to pin Note: The corresponding GPIO pin also must be switched to PWM function

5.7 Serial Peripheral Interface (SPI)

5.7.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. NuMicro M0517LBN contains up to two sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be set as a master, it also can be configured as a slave device controlled by an off-chip master device. This controller supports a variable serial clock for special application.

5.7.2 Features

- Up to two sets of SPI controller
- Support master or slave mode operation
- Configurable bit length up to 32-bit of a transfer word and configurable word numbers up to 2 of a transaction, so the maximum bit length is 64-bit for each data transfer
- Provide burst mode operation, transmit/receive can be transferred up to two times word transaction in one transfer
- Support MSB or LSB first transfer
- Support byte reorder function
- Support byte or word suspend mode
- Support two programmable serial clock frequencies in master mode
- Support three wire, no slave select signal, bi-direction interface
- The SPI clock rate can be configured to equal the system clock rate

5.7.3 Block Diagram




Figure 5.7.3-1 SPI Block Diagram

5.7.4 Function Description

Master/Slave Mode

This SPI controller can be set as master or slave mode by setting the SLAVE bit (SPI_CNTRL[18]) to communicate with the off-chip SPI slave or master device. The application block diagrams in master and slave mode are shown as below.




Figure 5.7.4-1 SPI Master Mode Application Block Diagram




Figure 5.7.4-2 SPI Slave Mode Application Block Diagram

Slave Select

In master mode, each SPI controller can drive one off-chip slave device through the slave select output pin SPISS0 or SPISS1. In slave mode, the off-chip master device drives the slave select signal from the SPISS0/1 input port to this SPI controller. In master/slave mode, the active state of slave select signal can be programmed to low active or high active in SS_LVL bit (SPI_SSR[2]), and the SS_LTRIG bit (SPI_SSR[4]) defines the slave select signal SPISS0/1 is level trigger or edge trigger. The selection of trigger condition depends on what type of peripheral slave/master device is connected.

In slave mode, if the SS_LTRIG bit is configured as level trigger, the LTRIG_FLAG bit (SPI_SSR[5]) is used to indicate if both the received number and received bits met the requirement which defines in TX_NUM and TX_BIT_LEN among one transaction done (the transaction done means the slave select has deactivated or the SPI controller has finished one data transfer.)

Level-trigger / Edge-trigger

In slave mode, the slave select signal can be configured as level-trigger or edge-trigger. In edgetrigger, the data transfer starts from an active edge and ends on an inactive edge. If master does not send an inactive edge to slave, the transfer procedure will not be completed and the interrupt flag of slave will not be set. In level-trigger, the following two conditions will terminate the transfer procedure and the interrupt flag of slave will be set. The first condition is that if the number of transferred bits matches the settings of TX_NUM and TX_BIT_LEN, the interrupt flag of slave will be set. The second condition, if master set the slave select pin to inactive level during the transfer is in progress, it will force slave device to terminate the current transfer no matter how many bits have been transferred and the interrupt flag will be set. User can read the status of LTRIG_FLAG bit to check if the data has been completely transferred.

Automatic Slave Select

In master mode, if the bit AUTOSS (SPI_SSR[3]) is set, the slave select signals will be generated automatically and output to SPISS0/1 pin according to SSR[0] (SPI_SSR[0]) whether be enabled or not. It means that the slave select signal, will be asserted by the SPI controller when transmit/receive is started by setting the GO_BUSY bit (SPI_CNTRL[0]) and will be de-asserted after the data transfer is finished. If the AUTOSS bit is cleared, the slave select output signals will be asserted/de-asserted by manual setting/clearing the SSR[1:0]. The active state of the slave select output signals is specified in SS_LVL bit (SPI_SSR[2]).

Serial Clock

In master mode, set the DIVIDER1 bits (SPI_DIVIDER[15:0]) to program the output frequency of serial clock to the SPICLK output port. It also supports a variable serial clock if the VARCLK_EN bit (SPI_CTL[23]) is enabled. In this case, the output frequency of serial clock can be programmed as one of the two different frequencies which depend on the value of DIVIDER1 (SPI_DIVIDER[15:0]) and DIVIDER2 (SPI_DIVIDER[31:16]). The serial clock rate of each cycle is depended on the setting of the SPI_VARCLK register.

In slave mode, the off-chip master device drives the serial clock through the SPICLK input port to this SPI controller.

Variable Serial Clock Frequency

In master mode, the output of serial clock can be programmed as variable frequency pattern if the Variable Clock Enable bit VARCLK_EN (SPI_CNTRL[23]) is enabled. The frequency pattern format is defined in VARCLK (SPI_VARCLK[31:0]) register. If the bit content of VARCLK is '0' the output frequency is according with the DIVIDER (SPI_DIVIDER[15:0]) and if the bit content of VARCLK is '1', the output frequency is according to the DIVIDER2 (SPI_DIVIDER[31:16]). Figure 5.7.4-3 is the timing relationship among the serial clock (SPICLK), the VARCLK, the DIVIDER and the DIVIDER2 registers. A two-bit combination in the VARCLK defines one clock cycle. The bit field VARCLK[31:30] defines the first clock cycle of SPICLK. The bit field VARCLK[29:28] defines the second clock cycle of SPICLK and so on. The clock source selections are defined in VARCLK and it must be set 1 cycle before the next clock option. For example, if there are 5 CLK1 cycle in SPICLK, the VARCLK shall set 9 '0' in the MSB of VARCLK. The 10th shall be set as '1' in order to switch the next clock source is CLK2. Note that when enable the VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16-bit mode only).




Figure 5.7.4-3 Variable Serial Clock Frequency

Clock Polarity

The CLKP bit (SPI_CTL[11]) defines the serial clock idle state. If CLKP = 1, the output SPICLK is idle at high state, otherwise it is at low state if CLKP = 0.

Transmit/Receive Bit Length

The bit length of a transaction word is defined in TX_BIT_LEN bit field (SPI_CNTRL[7:3]). It can be configured up to 32-bit length in a transaction word for transmitting and receiving.




Figure 5.7.4-4 32-Bit in one Transaction

Burst Mode

SPI controller can switch to burst mode by setting TX_NUM bit field (SPI_CNTRL[9:8]) to 0x01. In burst mode, SPI can transmit/receive two transactions in one transfer. The SPI burst mode waveform is showed below:




Figure 5.7.4-5 Two Transactions in One Transfer (Burst Mode)

LSB First

The LSB bit (SPI_CNTRL[10]) defines the data transmission either from LSB or MSB firstly to start to transmit/receive data.

Transmit Edge

The TX_NEG bit (SPI_CNTRL[2]) defines the data transmitted out either at negative edge or at positive edge of serial clock SPICLK.

Receive Edge

The Rx_NEG bit (SPI_CNTRL[1]) defines the data received in either at negative edge or at positive edge of serial clock SPICLK.

Note: the settings of TX_NEG and RX_NEG are mutual exclusive. In other words, don't transmit and receive data at the same clock edge.

Word Suspend

These four bits field of SP_CYCLE (SPI_CNTRL[15:12]) provide a configurable suspend interval $2 \sim 17$ serial clock periods between two successive transaction words in master mode. The suspend interval is from the last falling clock edge of the preceding transaction word to the first rising clock edge of the following transaction word if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge of the preceding transaction word to the falling clock edge of the following transaction word to the falling clock edge of the following transaction word to the falling clock edge of the following transaction word to the falling clock edge of the following transaction word. The default value of SP_CYCLE is 0x0 (2 serial clock cycles), but set these bits field has no any effects on data transaction process if TX_NUM = 0x00.

Byte Reorder

When the transfer is set as MSB first (LSB = 0) and the REORDER is enabled, the data stored in the TX buffer and RX buffer will be rearranged in the order as [BYTE0, BYTE1, BYTE2, BYTE3] in TX_BIT_LEN = 32-bit mode, and the sequence of transmitted/received data will be BYTE0, BYTE1, BYTE2, and then BYTE3. If the TX_BIT_LEN is set as 24-bit mode, the data in TX buffer and RX buffer will be rearranged as [unknown byte, BYTE0, BYTE1, BYTE2]. The SPI controller will transmit/received data with the sequence of BYTE0, BYTE1 and then BYTE2. Each byte will be transmitted/received with MSB first. The rule of 16-bit mode is the same as above. Byte reorder function is only available when TX_BIT_LEN is configured as 16, 24, and 32 bits.




Figure 5.7.4-6 Byte Reorder

Byte Suspend

In master mode, if SPI_CNTRL[19] is set to 1, the hardware will insert a suspend interval $2 \sim 17$ serial clock periods between two successive bytes in a transaction word. Both settings of byte suspend and word suspend are configured in SP_CYCLE. Note that when enable the byte suspend function, the setting of TX_BIT_LEN must be programmed as 0x00 only (32-bit per transaction word).




Figure 5.7.4-7 Timing Waveform for Byte Suspend

REORDER	Description
00	Disable both byte reorder function and byte suspend interval.
01	Enable byte reorder function and insert a byte suspend internal (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)
10	Enable byte reorder function but disable byte suspend function
11	Disable byte reorder function, but insert a suspend interval (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)

Table 5.7-1 Byte Order and Byte Suspend Conditions

No Slave Select Mode (3-WIRE Mode)

This is used to ignore the slave select signal in slave mode. The SPI controller can work on no slave select mode (3-WIRE mode) interface including SPICLK, SPI_MISO, and SPI_MOSI when it is set as a slave device. When the NOSLVSEL bit is set as 1, the controller will start to transmit/receive data after the GO_BUSY bit is set to 1 and the serial clock appears. In no slave select signal mode, the SS_LTRIG, SPI_SSR[4], shall be set as 1.

Interrupt

Each SPI controller can generates an individual interrupt when data transfer is finished and the respective interrupt event flag IF (SPI_CNTRL[16]) will be set. The interrupt event flag will generates an interrupt to CPU if the interrupt enable bit IE (SPI_CNTRL[17]) is set. The interrupt event flag **IF** can be cleared only by writing 1 to it.

In 3-WIRE mode, the interrupt flag in SLV_START_INTSTS will be set when the transfer has start and there is also interrupt event when the received data meet the required bits which define in TX_BIT_LEN and TX_NUM. If the received bits are less than the requirement and there is no more serial clock input over the time period which is defined by the user in slave mode with no slave select, the user can set the SLV_ABORT bit to force the current transfer done and then the user can get a transfer done interrupt event.

5.7.5 Timing Diagram

The active state of slave select signal can be defined by the settings of SS_LVL bit (SPI_SSR[2]) and SS_LTRIG bit (SPI_SSR[4]). The serial clock (SPICLK) idle state can be configured as high state or low state by setting the CLKP bit (SPI_CNTRL[11]). It also provides the bit length of a transaction word in TX_BIT_LEN (SPI_CNTRL[7:3]), the transfer number in TX_NUM (SPI_CNTRL[8]), and transmit/receive data from MSB or LSB first in LSB bit (SPI_CNTRL[10]). Users also can select which edge of serial clock to transmit/receive data in TX_NEG/RX_NEG (SPI_CNTRL[2:1]) registers. Four SPI timing diagrams for master/slave operations and the related settings are shown as below.






Figure 5.7.5-1 SPI Timing in Master Mode

nuvoton








Figure 5.7.5-3 SPI Timing in Slave Mode




Figure 5.7.5-4 SPI Timing in Slave Mode (Alternate Phase of SPICLK)

5.7.6 Programming Examples

Example 1, SPI controller is set as a master to access an off-chip slave device with following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from MSB first
- SPICLK is idle at low state
- Only one byte of data to be transmitted/received in a transaction
- Use the first SPI slave select pin to connect with an off-chip slave device. Slave select signal is active low

The operation flow is as follows.

- 1) Set the DIVIDER (SPI_DIVIDER [15:0]) register to determine the output frequency of serial clock.
- 2) Write the SPI_SSR register a proper value for the related settings of master mode
 - 1. Disable the <u>Automatic Slave Select</u> bit AUTOSS(SPI_SSR[3] = 0)

Select low level trigger output of slave select signal in the <u>Slave Select Active Level</u> bit SS_LVL (SPI_SSR[2] = 0)

- 2. Select slave select signal to be output active at the IO pin by setting the <u>Slave Select</u> <u>Register</u> bits SSR[0] (SPI_SSR[0]) to active the off-chip slave devices
- 3) Write the related settings into the SPI_CNTRL register to control this SPI master actions
 - 1. Set this SPI controller as master device in SLAVE bit (SPI_CNTRL[18] = 0)
 - 2. Force the serial clock idle state at low in CLKP bit (SPI_CNTRL[11] = 0)
 - Select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1)
 - 4. Select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0)
 - 5. Set the bit length of word transfer as 8-bit in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08)
 - 6. Set only one time of word transfer in TX_NUM (SPI_CNTRL[9:8] = 0x0)
 - 7. Set MSB transfer first in MSB bit (SPI_CNTRL[10] = 0), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to it's not in burst mode in this case
- 4) If this SPI master will transmits (writes) one byte data to the off-chip slave device, write the byte data that will be transmitted into the TX0[7:0] (SPI_TX0[7:0]) register.
- 5) If this SPI master just only receives (reads) one byte data from the off-chip slave device, you don't need to care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.
- 6) Enable the GO_BUSY bit (SPI_CNTRL [0] = 1) to start the data transfer at the SPI interface.

- 7) Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO_BUSY bit till it is cleared to 0 by hardware automatically.
- 8) Read out the received one byte data from RX0 [7:0] (SPI_RX0[7:0]) register.
- 9) Go to 4) to continue another data transfer or set SSR [0] to 0 to inactivate the off-chip slave devices.

Example 2, The SPI controller is set as a slave device and connects with an off-chip master device. The off-chip master device communicates with the on-chip SPI slave controller through the SPI interface with the following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from LSB first
- SPICLK is idle at high state
- Only one byte of data to be transmitted/received in a transaction
- Slave select signal is high level trigger

The operation flow is as follows.

1) Write the SPI_SSR register a proper value for the related settings of slave mode

Select high level and level trigger for the input of slave select signal by setting the Slave Select Active Level bit SS_LVL (SPI_SSR[2] = 1) and the Slave Select Level Trigger bit SS_LTRIG (SPI_SSR[4] = 1).

- 2) Write the related settings into the SPI_CNTRL register to control this SPI slave actions
 - 1. Set this SPI controller as slave device in SLAVE bit (SPI_CNTRL[18] = 1)
 - 2. Select the serial clock idle state at high in CLKP bit (SPI_CNTRL[11] = 1)
 - Select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1)
 - 4. Select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0)
 - 5. Set the bit length of word transfer as 8-bit in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08)
 - 6. Set only one time of word transfer in TX_NUM (SPI_CNTRL[9:8] = 0x0)
 - 7. Set LSB transfer first in LSB bit (SPI_CNTRL[10] = 1), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to not burst mode in this case.
- 3) If this SPI slave will transmits (be read) one byte data to the off-chip master device, write the byte data that will be transmitted into the TX0 [7:0] (SPI_TX0[7:0]) register.
- 4) If this SPI slave just only receives (be written) one byte data from the off-chip master device, you don't care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.

- 5) Enable the GO_BUSY bit (SPI_CNTRL[0] = 1) to wait for the slave select trigger input and serial clock input from the off-chip master device to start the data transfer at the SPI interface.
- 6) Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set), or just polling the GO_BUSY bit till it is cleared to 0 by hardware automatically.
- 7) Read out the received one byte data from RX[7:0] (SPI_RX0[7:0]) register.

Go to 3) to continue another data transfer or disable the GO_BUSY bit to stop data transfer.

5.7.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SPI0_BA = 0x4	003_0000			
SPI1_BA = 0x4	003_4000			
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register	0x0000_0000
SPI_SSR	SPIx_BA+0x08	R/W	Slave Select Register	0x0000_0000
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000
SPI_TX0	SPIx_BA+0x20	w	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+0x24	w	Data Transmit Register 1	0x0000_0000
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87
SPI_CNTRL2	SPIx_BA+0x3C	R/W	Control and Status Register 2	0x0000_0000

Note: When software programs CNTRL, the GO_BUSY bit should be written last.

5.7.8 Register Description

SPI Control and Status Register (SPI_CNTRL)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
VARCLK_EN	Reserved I			REORDER		IE	IF		
15	14	13	12	11	10	9	8		
	SP_CYCLE				LSB	тх_	NUM		
7	6	5	4	3	2	1	0		
		TX_BIT_LEN			TX_NEG	RX_NEG	GO_BUSY		

Bits	Descriptions						
[31:24]	Reserved	Reserved					
		Variable Clock Enable (Master Only)					
[23]		1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2.					
	VARCLK_EN	0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER.					
		Note that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16-bit mode)					
[22:21]	Reserved	Reserved					
		Reorder Mode Select					
		00 = Disable both byte reorder and byte suspend functions.					
		01 = Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)					
		10 = Enable byte reorder function, but disable byte suspend function.					
[20:19]	REORDER	11 = Disable byte reorder function, but insert a suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)					
		Note:					
		 Byte reorder function is only available if TX_BIT_LEN is defined as 16, 24, and 3 bits. 					
		2. In slave mode with level-trigger configuration, if the byte suspend function i					

nuvoton

		enabled, the slave select pin must be kept at active state during the successive four bytes transfer.
		Slave Mode Indication
[18]	SLAVE	1 = Slave mode
		0 = Master mode
		Interrupt Enable
[17]	IE	1 = Enable SPI Interrupt
		0 = Disable SPI Interrupt
		Interrupt Flag
[46]		1 = It indicates that the transfer is done.
[16]	IF	0 = It indicates that the transfer dose not finish yet.
		Note: This bit will be cleared by writing 1 to itself.
		Suspend Interval (Master Only)
		These four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation:
		For byte suspend interval and burst mode suspend interval:
		(SP_CYCLE[3:0] + 2) * period of SPICLK + 1 system clock cycle
[15:12]	SP_CYCLE	Ex:
[10.12]		SP_CYCLE = 0x0 2 SPICLK clock cycle + 1 system clock cycle
		SP_CYCLE = 0x1 3 SPICLK clock cycle + 1 system clock cycle
		SP_CYCLE = 0xE 16 SPICLK clock cycle + 1 system clock cycle
		SP_CYCLE = 0xF 17 SPICLK clock cycle + 1 system clock cycle
		If the SPI clock rate equals system clock rate, that is to say, the DIV_ONE feature is enabled, the burst mode suspend interval period is
		(SP_CYCLE[3:0] * 2 + 3.5) * period of system clock
		Clock Polarity
[11]	CLKP	1 = SPICLK idle high
		0 = SPICLK idle low
		LSB First
[10]	LSB	1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position in the RX register (bit 0 of SPI_RX0/1).
		0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1 register that is depends on the TX_BIT_LEN field).

nuvoton

r		<u> </u>
		Numbers of Transmit/Receive Word
		This field specifies how many transmit/receive word numbers should be executed in one transfer.
		00 = Only one transmit/receive word will be executed in one transfer.
[9:8]	TX_NUM	01 = Two successive transmit/receive words will be executed in one transfer. (burst mode)
		10 = Reserved.
		11 = Reserved.
		Note: in slave mode with level-trigger configuration, if TX_NUM is set to 01, the slave select pin must be kept at active state during the successive data transfer.
		Transmit Bit Length
		This field specifies how many bits can be transmitted / received in one transaction. The minimum bit length is 8 bits and can up to 32 bits.
		TX_BIT_LEN = 0x08 8 bit
[7:3]	TX_BIT_LEN	TX_BIT_LEN = 0x09 9 bits
		TX_BIT_LEN = 0x1F 31 bits
		TX_BIT_LEN = 0x00 32 bits
		Transmit At Negative Edge
[2]	TX_NEG	1 = The transmitted data output signal is changed at the falling edge of SPICLK
		0 = The transmitted data output signal is changed at the rising edge of SPICLK
		Receive At Negative Edge
[1]	RX_NEG	1 = The received data input signal is latched at the falling edge of SPICLK
		0 = The received data input signal is latched at the rising edge of SPICLK
		Go and Busy Status
		1 = In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.
[0]	GO_BUSY	0 = Writing 0 to this bit to stop data transfer if SPI is transferring.
		During the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.
		Note: All registers should be set before writing 1 to this GO_BUSY bit.

SPI Divider Register (SPI_DIVIDER)

Register	Offset	R/W	Description	Reset Value
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register (Master Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	DIVIDER2[15:8]									
23	22	21	20	19	18	17	16			
			DIVIDE	R2[7:0]						
15	14	13	12	11	10	9	8			
			DIVIDE	R[15:8]						
7	6	5	4	3	2	1	0			
	DIVIDER[7:0]									

Bits	Descriptions						
		Clock Divider 2 Register (master only)					
		The value in this field is the 2 nd frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:					
[31:16]	DIVIDER2	$f_{selk} = \frac{f_{pelk}}{(DIVIDER2 + 1) * 2}$					
		If VARCLK_EN is cleared to 0, this setting is unmeaning.					
		Clock Divider Register (master only)					
		The value in this field is the frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:					
[15:0]	DIVIDER	$f_{sclk} = \frac{f_{pclk}}{(DIVIDER+1)*2}$					
		In slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.					

SPI Slave Select Register (SPI_SSR)

Register	Offset	R/W	Description	Reset Value
SPI_SSR	SPI0_BA+0x08	R/W	Slave Select Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
Rese	Reserved LTRIG_FLAG			AUTOSS	SS_LVL	Reserved	SSR		

Bits	Descriptions							
[31:6]	Reserved	Reserved						
		Level Trigger Flag						
		When the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.						
[5]	LTRIG_FLAG	1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.						
		0 = The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.						
		Note: This bit is READ only						
		Slave Select Level Trigger (Slave only)						
[4]	SS_LTRIG	1 = The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.						
		0 = The input slave select signal is edge-trigger. This is the default value. It depends on SS_LVL to decide the signal is active at falling-edge or rising-edge						
		Automatic Slave Select (Master only)						
[3]	AUTOSS	1 = If this bit is set, SPISSx0/1 signals will be generated automatically. It means that device/slave select signal, which is set in SSR[1:0], will be asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and will be de- asserted after each transmit/receive is finished.						
		0 = If this bit is cleared, slave select signals will be asserted/de-asserted by setting /clearing related bits in SSR[1:0].						
[0]	SS LVL	Slave Select Active Level						
[2]	33_LVL	It defines the active status of slave select signal (SPISSx0/1).						

nuvoton

		1 = The slave select signal SPISSx0/1 is active at high-level/rising-edge.0 = The slave select signal SPISSx0/1 is active at low-level/falling-edge.
[1]	Reserved	Reserved
		Slave Select Register (Master only)
		If AUTOSS bit is cleared, writing 1 to any bit location of this field sets the proper SPISSx0/1 line to an active state and writing 0 sets the line back to inactive state.
[0]	SSR	If AUTOSS bit is set, writing 0 to any bit location of this field will keep the corresponding SPISSx0/1 line at inactive state; writing 1 to any bit location of this field will select the corresponding SPISSx0/1 line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. The active state of SPISSx0/1 is specified in SS_LVL.
		Note: SPISSx0 is also defined as slave select input in slave mode.

SPI Data Receive Register (SPI_RX)

Register	Offset	R/W	Description	Reset Value
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000

31	30	29	28	27	26	25	24			
	RX[31:24]									
23	22	21	20	19	18	17	16			
	RX[23:16]									
15	14	13	12	11	10	9	8			
	RX[15:8]									
7	6	5	4	3	2	1	0			
	RX[7:0]									

Bits	Descriptions	3
		Data Receive Register
[24:0]	RX	The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the SPI_CNTRL register.
[31:0]	KA	For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data. The values of the other bits are unknown.
		Note: The Data Receive Registers are read only registers.

SPI Data Transmit Register (SPI_TX)

Register	Offset	R/W	Description	Reset Value
SPI_TX0	SPIx_BA+0x20	w	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+0x24	w	Data Transmit Register 1	0x0000_0000

31	30	29	28	27	26	25	24			
	TX[31:24]									
23	22	21	20	19	18	17	16			
	TX[23:16]									
15	14	13	12	11	10	9	8			
	TX[15:8]									
7	6	5	4	3	2	1	0			
	TX[7:0]									

Bits	Description	S
		Data Transmit Register
		The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register.
[31:0]	тх	For example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the SPI controller will perform two 32-bit transmit/receive successive using the same setting. The transmission sequence is TX0[31:0] first and then TX1[31:0].

SPI Variable Clock Pattern Register (SPI_VARCLK)

Register	Offset	R/W	Description	Reset Value
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87

31	30	29	28	27	26	25	24	
VARCLK[31:24]								
23	22	21	20	19	18	17	16	
VARCLK[23:16]								
15	14	13	12	11	10	9	8	
VARCLK[15:8]								
7	6	5	4	3	2	1	0	
	VARCLK[7:0]							

Bits	Descriptions	
		Variable Clock Pattern
[31:0]	VARCLK	The value in this field is the frequency patterns of the SPI clock. If the bit pattern of VARCLK is '0', the output frequency of SPICLK is according the value of DIVIDER. It the bit patterns of VARCLK are '1', the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI_DIVIDER.
		Refer to Variable Serial Clock Frequency paragraph for more detail description.

Revision V1.0

SPI Control and Status Register 2 (SPI_CNTRL2)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL2	SPIx_BA+0x3C	R/W	The second Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Rese	erved		SLV_START _INTSTS	SSTA_INT EN	SLV_ABORT	NOSLVSEL		
7	6	5	4	3	2	1	0		
			Reserved				DIV_ONE		

Bits	Descriptions	Descriptions				
[31:12]	Reserved	Reserved				
		Slave Start Interrupt Status				
		It is used to dedicate that the transfer has start in slave mode with no slave select.				
[11]	SLV_START_INTS	1 = It indicates that the transfer start in slave mode with no slave select. It is auto clear by transfer done or writing one clear.				
		0 = It indicates that the slave start transfer no active.				
[10]		Slave Start Interrupt Enable				
	SSTA_INTEN	It is used to enable interrupt when the transfer has start in slave mode with no slave select. If there is no transfer done interrupt over the time period which is defined by user after the transfer start, the user can set the SLV_ABORT bit to force the transfer done.				
		1 = Enable the transaction start interrupt. It is clear by the current transfer done or the SLV_START_INTSTS bit be clear (write one clear).				
		0 = Disable the transfer start interrupt.				
		Abort in Slave Mode with No Slave Select				
[9]	SLV_ABORT	In normal operation, there is interrupt event when the received data meet the required bits which define in TX_BIT_LEN and TX_NUM.				
		If the received bits are less than the requirement and there is no more serial clock input over the one transfer time in slave mode with no slave select, the user can set this bit to force the current transfer done and then the user can				

		get a transfer done interrupt event.		
		Note: It is auto clear to 0 by hardware when the abort event is active.		
		No Slave Select in Slave Mode		
[8]	NOSLVSEL	This is used to ignore the slave select signal in slave mode. The SPI controller can work on 3 wire interface including SPICLK, SPI_MISO, and SPI_MOSI when it is set as a slave device.		
		0 = The controller is 4-wire bi-direction interface.		
		1 = The controller is 3-wire bi-direction interface in slave mode. When this bit is set as 1, the controller start to transmit/receive data after the GO_BUSY bit active and the serial clock input.		
		Note: In no slave select signal mode, the SS_LTRIG, SPI_SSR[4], shall be set as 1.		
[7:1]	Reserved	Reserved		
		SPI clock divider control		
		0 = The SPI clock rate is determined by the setting of SPI_DIVIDER register.		
	DIV_ONE	1 = Enable the DIV_ONE feature. The SPI clock rate equals the system clock rate.		
[0]		Note:		
		 When this bit is set to 1, both the REORDER field and the VARCLK_EN field must be configured as 0. In other words, the byte-reorder function, byte suspend function and variable clock function must be disable. 		
		2. When this bit is set to 1, the TX_BIT_LEN can't be set as 1.		

5.8 Timer Controller

5.8.1 Overview

NuMicro M0517LBN timer controller includes four 32-bit timers, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generates an interrupt signal upon timeout, or provide the current counting value during operation.

5.8.2 Features:

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Time out period = (Period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = $(1 / T MHz) * (2^8) * (2^{24})$, T is the period of timer clock
- 24-bit timer value is readable through TDR (Timer Data Register)
- Support event counting function to count the event from external pin
- Support input capture function to capture or reset counter value

5.8.3 Block Diagram

Each channel is equipped with an 8-bit pre-scale counter, a 24-bit up-timer, a 24-bit compare register and an interrupt request signal. Refer to Figure 5.8.3-1 for the timer controller block diagram. There are four options of clock sources for each channel. Figure 5.8.3-2 illustrates the clock source control function. Software can program the 8-bit pre-scale counter to decide the clock period to 24-bit up timer.




Figure 5.8.3-1 Timer Controller Block Diagram




Figure 5.8.3-2 Clock Source of Timer Controller

5.8.4 Function Description

Timer controller provides one-shot, period, toggle and continuous counting operation modes. It also provides the event counting function to count the event from external pin and input capture function to capture or reset timer counter value. Each operating function mode is shown as following:

5.8.4.1 Normal timer function

One –Shot mode

If timer is operated at one-shot mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN (timer enable bit) is cleared to 0 by timer controller. Timer counting operation stops, once the timer counter value reaches timer compare register (TCMPR) value. That is to say, timer operates timer counting and compares with TCMPR value function only one time after programming the timer compare register (TCMPR) value and CEN (timer enable bit) is set to 1. So, this operating mode is called One-Shot mode.

Periodic mode

If timer is operated at period mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. That is to say, timer operates timer counting and compares with TCMPR value function periodically. The timer counting operation doesn't stop until the CEN is set to 0. The interrupt signal is also generated periodically. So, this operating mode is called Periodic mode.

Toggle mode

If timer is operated at toggle mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. The associated toggle output (tout) signal is set to 1. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. The associated toggle output (tout) signal is set

> Publication Release Date: Sep.20, 2012 Revision V1.0

to 0. The timer counting operation doesn't stop until the CEN is set to 0. Thus, the toggle output (tout) signal is changing back and forth with 50% duty cycle. So, this operating mode is called Toggle mode.

Continuous Counting Mode

If the timer is operated at continuous counting mode and CEN (TCSR[30] timer enable bit) is set to 1, the associated interrupt signal is generated depending on TDR = TCMPR if IE (TCSR[29] interrupt enable bit) is enabled. User can change different TCMPR value immediately without disabling timer counting and restarting timer counting. For example, TCMPR is set as 80, first. (The TCMPR should be less than 2^{24} and be greater than 1). The timer generates the interrupt if IE is enabled and TIF (timer interrupt flag) will set to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value is equal to 80. But the CEN is kept at 1 (counting enable continuously) and TDR value will not goes back to 0, it continues to count 81, 82, 83,... to 2^{24} -1, 0, 1, 2, 3, ... to 2^{24} -1 again and again. Next, if user programs TCMPR as 200 and the TIF is cleared to 0, then timer interrupt occurred and TIF is set to 1, then the interrupt signal is generated and sent to NVIC to inform CPU again when TDR value reaches to 200. At last, user programs TCMPR as 500 and clears TIF to 0 again, then timer interrupt occurred and TIF sets to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value reaches to 500. From application view, the interrupt is generated depending on TCMPR. In this mode, the timer counting is continuous. So, this operation mode is called as continuous counting mode.




Figure 5.8.4-1 Continuous Counting Mode

5.8.4.2 Event Counting Function

It also provides an application which can count the event from T0~T3 pins. It is called as event counting function. In event counting function, the clock source of timer controller, TMRx_CLK, in Figure 5.8.3-2 should be set as HCLK. It provides T0~T3 enabled or disabled de-bounce function by TEXCONx[7] and T0~T3 falling or rising phase counting setting by TEXCONx[0]. And, the event count source operating frequency should be less than 1/3 HCLK frequency if disable counting de-bounce or less than 1/8 HCLK frequency if enable counting de-bounce. Otherwise, the returned TDR value is incorrect.

5.8.4.3 External capture/reset Function

It also provides input capture function to capture or reset timer counter value. If TEXEN (Timer External Pin Enable) is set to 1 and RSTCAPSEL is set to 0, the timer counter value (TDR) will be captured into TCAP register when TEX (Timer External Pin) pin trigger condition occurred. There are four TEX sources form specified pins, T0EX~T3EX pins. If TEXEN is set to 1 and RSTCAPSEL is set to 1, the TDR will be reset to 0 when TEX pin trigger condition happened. The TEX trigger edge can choose by TEX_EDGE. When TEX trigger occurred, TEXIF (Timer External Interrupt Flag) is set to 1, and if enabled TEXIEN (Timer External Interrupt Enable Bit) to 1, the interrupt signal is generated then sent to NVIC to inform CPU. It also provides T0EX~T3EX enabled or disabled capture de-bounce function by TEXCONx[6]. And, the TEX source operating frequency should be less than 1/3 HCLK frequency if disable TEX de-bounce or less than 1/8 HCLK frequency.

5.8.5 Timer Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Des	scription	Reset Value	
TMR_BA01 = 0x4001_0000						
TMR_BA23 = 0x4011_0000						
TCSR0	TMR_BA01+0x00		W	Timer0 Control and Status Register	0x0000_0005	
TCMPR0	TMR_BA01+0x04	R/	W	Timer0 Compare Register	0x0000_0000	
TISR0	TMR_BA01+0x08	R/	W	Timer0 Interrupt Status Register	0x0000_0000	
TDR0	TMR_BA01+0x0C	R		Timer0 Data Register	0x0000_0000	
TCAP0	TMR_BA01+0x10	R		Timer0 Capture Data Register	0x0000_0000	
TEXCON0	TMR_BA01+0x14	R/	w	Timer0 external Control Register	0x0000_0000	
TEXISR0	TMR_BA01+0x18	R/	W	Timer0 external Interrupt Status Register	0x0000_0000	
TCSR1	TMR_BA01+0x20	R/	W	Timer1 Control and Status Register	0x0000_0005	
TCMPR1	TMR_BA01+0x24	R/	W	Timer1 Compare Register	0x0000_0000	
TISR1	TMR_BA01+0x28	R/	W	Timer1 Interrupt Status Register	0x0000_0000	
TDR1	TMR_BA01+0x2C			Timer1 Data Register	0x0000_0000	
TCAP1	TMR_BA01+0x30	R		Timer1 Capture Data Register	0x0000_0000	
TEXCON1	TMR_BA01+0x34	R/	w	Timer1 external Control Register	0x0000_0000	
TEXISR1	TMR_BA01+0x38	R/	w	Timer1 external Interrupt Status Register	0x0000_0000	
TCSR2	TMR_BA23+0x00	R/	W	Timer2 Control and Status Register	0x0000_0005	
TCMPR2	TMR_BA23+0x04	R/	W	Timer2 Compare Register	0x0000_0000	
TISR2	TMR_BA23+0x08	R/	W	Timer2 Interrupt Status Register	0x0000_0000	
TDR2	TMR_BA23+0x0C	R		Timer2 Data Register	0x0000_0000	
TCAP2	TMR_BA23+0x10			Timer2 Capture Data Register	0x0000_0000	
TEXCON2	TMR_BA23+0x14		w	Timer2 external Control Register	0x0000_0000	
TEXISR2	TMR_BA23+0x18		w	Timer2 external Interrupt Status Register	0x0000_0000	
TCSR3	TMR_BA23+0x20		W	Timer3 Control and Status Register	0x0000_0005	
TCMPR3	TMR_BA23+0x24	R/	w	Timer3 Compare Register	0x0000_0000	

TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R	Timer3 Data Register	0x0000_0000
ТСАРЗ	TMR_BA23+0x30	R	Timer3 Capture Data Register	0x0000_0000
TEXCON3	TMR_BA23+0x34	R/W	Timer3 external Control Register	0x0000_0000
TEXISR3	TMR_BA23+0x38	R/W	Timer3 external Interrupt Status Register	0x0000_0000

Timer Control Register (TCSR)

Register	Offset	R/W	Description	Reset Value
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005

31	30	29	28	27	26	25	24	
DBGACK_T MR	CEN	IE	MOD	E[1:0]	CRST	САСТ	СТВ	
23	22	21	20	19	18	17	16	
			Reserved		Y		TDR_EN	
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
PRESCALE[7:0]								

Bits	Descriptions	
		ICE debug mode acknowledge Disable (write-protected)
		0 = ICE debug mode acknowledgement effects TIMER counting.
[31]	DBGACK_TMR	TIMER counter will be held while ICE debug mode acknowledged.
		1 = ICE debug mode acknowledgement disabled.
	\sim	TIMER counter will keep going no matter ICE debug mode acknowledged or not.
		Timer Enable Bit
		0 = Stops/Suspends counting
[0.0]	051	1 = Starts counting
[30]	CEN	Note1 : In stop status, and then set CEN to 1 will enables the 24-bit timer keeps up counting from the last stop counting value.
		Note2 : This bit is auto-cleared by hardware in one-shot mode (MODE [28:27] =00) when the associated timer interrupt is generated (IE [29] =1).
		Interrupt Enable Bit
[29]	IE	0 = Disable timer Interrupt
		1 = Enable timer Interrupt
		If timer interrupt is enabled, the timer asserts its interrupt signal when the associated

		timer is equal to	o TCMPR.					
		Timer Operation	ng Mode					
		MODE	Timer Operating Mode					
		00	The timer is operating at the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.					
[28:27]	MODE	01	The timer is operating at the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).					
		10	The timer is operating at the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.					
		11	The timer is operating at continuous counting mode. The associated interrupt signal is generated when TDR = TCMPR (if IE is enabled). However, the 24-bit up-timer counts continuously. Please refer to 5.8.4.1 "Continuous Counting Mode" for detail description.					
		Timer Reset B	iit iii					
[06]	CDST	Set this bit will i 0.	Set this bit will reset the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to					
[26]	CRST	0 = No effect						
		1 = Reset Time	1 = Reset Timer's prescale counter, internal 24-bit up-timer and CEN bit					
		Timer Active S	Status Bit (Read only)					
[25]	САСТ	This bit indicate	This bit indicates the up-timer status.					
[20]		0 = Timer is no	0 = Timer is not active					
		1 = Timer is in	active					
		Counter Mode						
[24]	СТВ	bit should be s	ounter mode enable bit. When Timer is used as an event counter, this et to 1 and Timer will work as an event counter. The counter detect elected as rising/falling edge of external pin by TX_PHASE field.					
		1 = Enable cour	nter mode					
		0 = Disable co	punter mode					
[23:17]	Reserved	Reserved						
		Data Load Ena	able					
[16]	TDR_EN		When TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value as the timer is counting.					
		1 = Timer Data	1 = Timer Data Register update enable					
		0 = Timer Data	0 = Timer Data Register update disable					
[15:8]	Reserved	Reserved						
		Pre-scale Cou	nter					
[7:0]	PRESCALE	Clock input is d then there is no	livided by PRESCALE+1 before it is fed to the timer. If PRESCALE =0, o scaling.					

Timer Compare Register (TCMPR)

Register	Offset	R/W	Description	Reset Value
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000

31	30	29	28	27	26	25	24		
			Rese	erved					
23	22	21	20	19	18	17	16		
	TCMP [23:16]								
15	14	13	12	11	10	9	8		
	TCMP [15:8]								
7	6	5	4	3	2	1	0		
	TCMP [7:0]								

Bits	Descriptions	Descriptions					
[31:24]	Reserved	Reserved					
		Timer Compared Value					
		TCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.					
[23:0]	ТСМР	Time out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)					
		Note1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.					
		Note2: When timer is operating at continuous counting mode, the 24-bit up-timer will count continuously if software writes a new value into TCMP. If timer is operating at other modes, the 24-bit up-timer will restart counting and using newest TCMP value to be the compared value if software writes a new value into TCMP.					

Timer Interrupt Status Register (TISR)

Register	Offset	R/W	Description	Reset Value
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	Reserved							

Bits	Descriptions	escriptions					
[31:1]	Reserved	Reserved					
	TIF	Timer Interrupt Flag					
[0]		This bit indicates the interrupt status of Timer.					
[5]		TIF bit is set by hardware when the up counting value of internal 24-bit timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit.					

Timer Data Register (TDR)

Register	Offset	R/W	Description	Reset Value
TDR0	TMR_BA01+0x0C	R/W	Timer0 Data Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R/W	Timer1 Data Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R/W	Timer2 Data Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R/W	Timer3 Data Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			TDR[2	23:16]			
15	14	13	12	11	10	9	8
			TDR	15:8]			
7	6	5	4	3	2	1	0
	TDR[7:0]						

Bits	Descriptions	Descriptions		
[31:24]	Reserved	Reserved		
		Timer Data Register		
		1. CTB (TCSR[24]) = 0 : TDR is 24- bits up timer value.		
[23:0] TD I	TDR	User can read TDR for getting current 24- bits up timer value if TCSR[24] = is set to 0		
		2. CTB (TCSR[24]) = 1 : TDR is 24- bits up event counter value.		
	User can read TDR for getting current 24- bits up event counter value if TCSR[24] is 1			

Timer Capture Data Register (TCAP)

Register	Offset	R/W	Description	Reset Value
TCAP0	TMR_BA01+0x10	R/W	Timer0 Capture Data Register	0x0000_0000
TCAP1	TMR_BA01+0x30	R/W	Timer1 Capture Data Register	0x0000_0000
TCAP2	TMR_BA23+0x10	R/W	Timer2 Capture Data Register	0x0000_0000
TCAP3	TMR_BA23+0x30	R/W	Timer3 Capture Data Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved		$\mathbf{\nabla}$	
23	22	21	20	19	18	17	16
	TCAP[23:16]						
15	14	13	12	11	10	9	8
			TCAP	[15:8]			
7	6	5	4	3	2	1	0
	TCAP[7:0]						

Bits	Descriptions	Descriptions			
[31:24]	Reserved	Reserved			
[23:0]	ТСАР	Timer Capture Data Register When TEXEN (TEXCON[3]) is set, RSTCAPSEL (TTXCON[4]) is 0, and the transition on the TEX pins associated TEX_EDGE(TEXCON[2:1]) setting is occurred, the internal 24-bit up-timer value will be loaded into TCAP. User can read this register for the counter value.			

Timer External Control Register (TEXCON)

Register	Offset	R/W	Description	Reset Value
TEXCON0	TMR_BA01+0x14	R/W	Timer0 External Control Register	0x0000_0000
TEXCON1	TMR_BA01+0x34	R/W	Timer1 External Control Register	0x0000_0000
TEXCON2	TMR_BA23+0x14	R/W	Timer2 External Control Register	0x0000_0000
TEXCON3	TMR_BA23+0x34	R/W	Timer3 External Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
TCDB	TEXDB	TEXIEN	RSTCAPSEL	TEXEN	TEX_	EDGE	TX_PHASE

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	тсов	Timer Counter pin De-bounce enable bit 1 = Enable De-bounce 0 = Disable De-bounce
[6]	TEXDB	If this bit is enabled, the edge of T0~T3 pin is detected with de-bounce circuit. Timer External Capture pin De-bounce enable bit 1 = Enable De-bounce 0 = Disable De-bounce If this bit is enabled, the edge of T0EX~T3EX pin is detected with de-bounce circuit.
[5]	TEXIEN	Timer External interrupt Enable Bit 1 = Enable timer External Interrupt 0 = Disable timer External Interrupt If timer external interrupt is enabled, the timer asserts its external interrupt signal and sent to NVIC to inform CPU when the transition on the TEX pins associated with TEX_EDGE(TEXCON[2:1]) setting is happened. For example, while TEXIEN = 1, TEXEN = 1, and TEX_EDGE = 00, a 1 to 0 transition on the TEX pin will cause the TEXIF(TEXISR[0]) interrupt flag to be set then the

Publication Release Date: Sep.20, 2012 Revision V1.0

		interrupt signal is generated and sent to NVIC to inform CPU.
[4]	RSTCAPSEL	 Timer External Reset Counter / Capture mode select 1 = TEX transition is using as the timer counter reset function. 0 = TEX transition is using as the timer capture function.
[3]	TEXEN	 Timer External Pin Enable. This bit enables the reset/capture function on the TEX pin. 1 = The transition detected on the TEX pin will result in capture or reset of timer counter. 0 = The TEX pin will be ignored.
[2:1]	TEX_EDGE	Timer External Pin Edge Detect00 = a 1 to 0 transition on TEX will be detected.01 = a 0 to 1 transition on TEX will be detected.10 = either 1 to 0 or 0 to 1 transition on TEX will be detected.11 = Reserved.
[0] TX_PHASE		Timer External Count PhaseThis bit indicates the external count pin phase.1 = A rising edge of external count pin will be counted.0 = A falling edge of external count pin will be counted.

Timer External Interrupt Status Register (TEXISR)

Register	Offset	R/W	Description	Reset Value
TEXISR0	TMR_BA01+0x18	R/W	Timer0 External Interrupt Status Register	0x0000_0000
TEXISR1	TMR_BA01+0x38	R/W	Timer1 External Interrupt Status Register	0x0000_0000
TEXISR2	TMR_BA23+0x18	R/W	Timer2 External Interrupt Status Register	0x0000_0000
TEXISR3	TMR_BA23+0x38	R/W	Timer3 External Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
Reserved						TEXIF	

Bits	Descriptions	
[31:1]	Reserved	Reserved
		Timer External Interrupt Flag
		This bit indicates the external interrupt status of Timer.
[0]	TEXIF	This bit is set by hardware when TEXEN (TEXCON[3]) is to 1,and the transition on the TEX pins associated TEX_EDGE(TEXCON[2:1]) setting is occurred. It is cleared by writing 1 to this bit.
		For example, while TEXEN = 1, and TEX_EDGE = 00, a 1 to 0 transition on the TEX pin will cause the TEXIF to be set.

5.9 Watchdog Timer (WDT)

5.9.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wakeup chip from power down mode. The watchdog timer includes an 18-bit free running counter with programmable time-out intervals. Table 5.9-1 show the watchdog timeout interval selection and Figure 5.9.1-1 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time (1024 * T_{WDT}) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid chip from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset chip. This reset will last 63 WDT clocks (T_{RST}) then chip restarts executing program from reset vector (0x0000 0000). WTRF will not be cleared by Watchdog reset. User may poll WTFR by software to recognize the reset source. WDT also provides wakeup function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WDTR[4]) is set, if the WDT counter reaches the specific time interval defined by WTIS (WDTCR [10:8]), the chip is waken up from power down state. First example, if WTIS is set as 000, the specific time interval for chip to wake up from power down state is 2⁴ * T_{WDT}. When power down command is set by software, then, chip enters power down state. After 24 * T_{WDT} time is elapsed, chip is waken up from power down state. Second example, if WTIS (WDTCR [10:8]) is set as 111, the specific time interval for chip to wake up from power down state is 2¹⁸ * T_{WDT}. If power down command is set by software, then, chip enters power down state. After 2¹⁸ * T_{WDT} time is elapsed, chip is waken up from power down state. Notice if WTRE (WDTCR [1]) is set to 1, after chip is waken up, software should chip the Watchdog Timer counter by setting WTR(WDTCR [0]) to 1 as soon as possible. Otherwise, if the Watchdog Timer counter is not cleared by setting WTR (WDTCR [0]) to 1 before time starting from waking up to software clearing Watchdog Timer counter is over 1024 * T_{WDT} , the chip is reset by Watchdog Timer.

WTIS	Timeout Interval Selection T_{TIS}	Interrupt Period T _{INT}	WTR Timeout Interval (WDT_CLK=10 kHz) MIN. T _{WTR} ~ MAX. T _{WTR}
000	2 ⁴ * T _{WDT}	1024 * T _{WDT}	1.6 ms ~ 104 ms
001	2 ⁶ * T _{WDT}	1024 * T _{WDT}	6.4 ms ~ 108.8 ms
010	2 ⁸ * T _{WDT}	1024 * T _{WDT}	25.6 ms ~ 128 ms
011	2 ¹⁰ * T _{WDT}	1024 * T _{WDT}	102.4 ms ~ 204.8 ms
100	2 ¹² * T _{WDT}	1024 * T _{WDT}	409.6 ms ~ 512 ms
101	2 ¹⁴ * T _{WDT}	1024 * T _{WDT}	1.6384 s ~ 1.7408 s

110	2 ¹⁶ * T _{WDT}	1024 * T _{WDT}	6.5536 s ~ 6.656 s
111	2 ¹⁸ * T _{WDT}	1024 * T _{WDT}	26.2144 s ~ 26.3168 s

Table 5.9-1 Watchdog Timeout Interval Selection





Figure 5.9.1-1 Timing of Interrupt and Reset Signal

5.9.2 Features

- 18-bit free running counter to avoid chip from Watchdog timer reset before the delay time expires.
- Selectable time-out interval (2⁴ ~ 2¹⁸) and the time out interval is 104 ms ~ 26.3168 s (if WDT_CLK = 10 kHz).
- Reset period = (1 / 10 kHz) * 63, if WDT_CLK = 10 kHz.

5.9.3 WDT Block Diagram

The Watchdog Timer clock control and block diagram is shown in the Figure 5.9.3-1.






Figure 5.9.3-1 Watchdog Timer Clock Control

Figure 5.9.3-2 Watchdog Timer Block Diagram

5.9.4 WDT Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
WDT_BA = 0x	WDT_BA = 0x4000_4000						
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700			

Watchdog Timer Control Register (WTCR)

Register	Offset	R/W	Description	Reset Value
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700

Note: All bits in this register are write-protected. To program it needs an open lock sequence, by sequentially writing "59h", "16h", and "88h" to register REGWRPROT at address GCR_BA + 0x100

31	30	29	28	27	26	25	24			
DBGACK_W DT		Reserved								
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
		Reserved	\mathbf{N}			WTIS				
7	7 6 5 4 3 2 1 0									
WTE	WTIE	WTWKF	WTWKE	WTIF	WTRF	WTRE	WTR			

Bits	Descriptions	Descriptions						
		ICE debug mode acknowledge Disable (write-protected)						
[31]		0 = ICE debug mode acknowledgement effects Watchdog Timer counting.						
	DBGACK WDT	Watchdog Timer counter will be held while ICE debug mode acknowledged.						
		1 = ICE debug mode acknowledgement disabled.						
		Watchdog Timer counter will keep going no matter ICE debug mode acknowledged or not.						
[30:11]	Reserved	Reserved						
		Watchdog Timer Interval Select (write protection bits)						
[10:8]	WTIS	These three bits select the timeout interval for the Watchdog timer.						
[10.0]		WTIS Timeout Interval Selection Interrupt Period WTR Timeout Interval (WDT_CLK=10 kHz)						

Publication Release Date: Sep.20, 2012 Revision V1.0

		000	2 ⁴ * T _{WDT}	1024 * T _{WDT}	1.6 ms ~ 104 ms		
		001	2 ⁶ * T _{WDT}	1024 * T _{WDT}	6.4 ms ~ 108.8 ms		
		010	2 ⁸ * T _{WDT}	1024 * T _{WDT}	25.6 ms ~ 128 ms		
		011	2 ¹⁰ * T _{WDT}	1024 * T _{WDT}	102.4 ms ~ 204.8 ms		
		100	2 ¹² * T _{WDT}	1024 * T _{WDT}	409.6 ms ~ 512 ms		
		101	2 ¹⁴ * T _{WDT}	1024 * T _{WDT}	1.6384 s ~ 1.7408 s		
		110	2 ¹⁶ * T _{WDT}	1024 * T _{WDT}	6.5536 s ~ 6.656 s		
		111	2 ¹⁸ * T _{WDT}	1024 * T _{WDT}	26.2144 s ~ 26.3168 s		
		Watchdo	g Timer Enable (\	write protection bits)			
[7]	WTE	0 = Disab	le the Watchdog tir	mer (This action will	reset the internal counter)		
		1 = Enabl	e the Watchdog tin	ner			
		Watchdo	g Timer Interrupt	Enable (write prote	ction bits)		
[6]	WTIE	0 = Disab	le the Watchdog tir	mer interrupt			
		1 = Enabl	e the Watchdog tin	ner interrupt			
		Watchdo	g Timer Wake-up	Flag			
					ower down mode, this bit w	/ill be	
[5]	WTWKF	-		d by software with a			
			0 = Watchdog timer does not cause chip wake-up.1 = Chip wake-up from idle or power down mode by Watchdog timeout.				
					t (write-protection bit)		
[4]	WTWKE		•	wake-up chip function			
			1 = Enable the Wake-up function that Watchdog timer timeout can wake-up chip from power down mode.				
		Note: Chi	p can wake-up by \	NDT only if WDT clo	ock source select RC10K		
		Watchdo	g Timer Interrupt	Flag			
			When watchdog timeout, the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred.				
[3]	WTIF	0 = Watch	ndog timer interrupt	did not occur			
		1 = Watch	ndog timer interrupt	occurs			
		Note: This	s bit is cleared by w	riting 1 to this bit.			
		Watchdo	g Timer Reset Fla	g			
[2]	WTRF	flag can responsib	When the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.				
		0 = Watch	ndog timer reset dia	d not occur			
			•				

		Note: Write 1 to clear this bit to zero.
		Watchdog Timer Reset Enable
[4]	WTRE	Setting this bit will enable the Watchdog timer reset function.
[1]	WIRE	0 = Disable Watchdog timer reset function
		1 = Enable Watchdog timer reset function
		Clear Watchdog Timer (write-protection bit)
		Set this bit will clear the Watchdog timer.
[0]	WTR	0 = Writing 0 to this bit has no effect
		1 = Reset the contents of the Watchdog timer
		Note: This bit will be auto cleared by hardware

5.10 UART Interface Controller (UART)

NuMicro M0517LBN provides two channels of Universal Asynchronous Receiver/Transmitters (UART). UART0~1 performs Normal Speed UART, and support flow control function.

5.10.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, LIN master/slave mode function and RS-485 mode functions. Each UART channel supports seven types of interrupts including transmitter FIFO empty interrupt (INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (Parity error or framing error or break interrupt) (INT_RLS), receiver buffer time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT_MODEM), Buffer error interrupt (INT_BUF_ERR) and LIN receiver break field detected interrupt (INT_LIN_RX_BREAK).

The UART0 and UART1 are built-in with a 16-byte transmitter FIFO (TX_FIFO) and a 16-byte receiver FIFO (RX_FIFO) that reduces the number of interrupts presented to the CPU. The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 3 error conditions (parity error, framing error, break interrupt) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART_CLK / M * [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA_BAUD). Table 5.10-1 lists the equations in the various conditions and Table 5.10-2 list the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	М	Baud rate equation
0	0	0	В	A	16	UART_CLK / [16 * (A+2)]
1	1	0	В	А	B+1	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	1	1	Don't care	А	1	UART_CLK / (A+2), A must >=3

Table 5.10-1 UART Baud Rate Equation

System clock = 22.1184MHz								
Baud rate	Mode0	Mode1	Mode2					
921600	Not support	A=0,B=11	A=22					
460800	A=1	A=1,B=15 A=2,B=11	A=46					
230400	A=4	A=4,B=15 A=6,B=11	A=94					
115200	A=10	A=10,B=15 A=14,B=11	A=190					
57600	A=22	A=22,B=15 A=30,B=11	A=382					
38400	A=34	A=62,B=8 A=46,B=11 A=34,B=15	A=574					
19200	A=70	A=126,B=8 A=94,B=11 A=70,B=15	A=1150					
9600	A=142	A=254,B=8 A=190,B=11 A=142,B=15	A=2302					
4800	A=286	A=510,B=8 A=382,B=11 A=286,B=15	A=4606					

Table 5.10-2 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS_TRI_LEV (UA_FCR [19:16]), the /RTS is deasserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If the valid asserted /CTS is not detected, the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set UA_FUN_SEL [1:0] = '10' to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN

mode is selected by setting UA_FUN_SEL [1:0] = '01'. In LIN mode, one start bit and 8-bit data format with 1-bit stop bit are required in accordance with the LIN standard.

Another alternate function of UART controllers is RS-485 9 bit mode function, and direction control provided by RTS pin or can program GPIO (P0.3 for RTS0 and P0.1 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented by using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

5.10.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 16/16 bytes entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function
- Support 8 bit receiver buffer time out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Support break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable number of data bit, 5, 6, 7, 8 bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
 - Support for 3/16 bit duration for normal mode
- Support LIN function mode
 - Support LIN master/slave mode
 - Support programmable break generation function for transmitter
 - Support break detect function for receiver
- Support RS-485 function mode.
 - Support RS-485 9bit mode
 - Support hardware or software enable to program RTS pin to control RS-485 transmission direction directly

5.10.3 Block Diagram

The UART clock control and block diagram are shown in Figure 5.10.3-1 and Figure 5.10.3-2.




Figure 5.10.3-1 UART Clock Control Diagram




Figure 5.10.3-2 UART Block Diagram

Each block is described in detail as the following:

TX_FIFO

The transmitter is buffered with a 64/16 byte FIFO to reduce the number of interrupts presented to the CPU.

RX_FIFO

The receiver is buffered with a 64/16 byte FIFO (plus three error bits per byte) to reduce the number of interrupts presented to the CPU.

TX shift Register

This block is the shifting the transmitting data out serially control block.

RX shift Register

This block is the shifting the receiving data in serially control block.

Modem Control Register

This register controls the interface to the MODEM or data set (or a peripheral device emulating a MODEM).

Baud Rate Generator

Divide the external clock by the divisor to get the desired baud rate clock. Refer to baud rate equation.

IrDA Encode


This block is IrDA encode control block.

IrDA Decode

This block is IrDA decode control block.

Control and Status Register

This field is register set that including the FIFO control registers (UA_FCR), FIFO status registers (UA_FSR), and line control register (UA_LCR) for transmitter and receiver. The time out control register (UA_TOR) identifies the condition of time out interrupt. This register set also includes the interrupt enable register (UA_IER) and interrupt status register (UA_ISR) to enable or disable the responding interrupt and to identify the occurrence of the responding interrupt. There are seven types of interrupts, transmitter FIFO empty interrupt(INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT_MODEM), Buffer error interrupt (INT_BUF_ERR) and LIN receiver break field detected interrupt (INT_LIN_RX_BREAK).



In addition, the block diagram of auto-flow control is demonstrated in Figure 5.10.3-3.

Figure 5.10.3-3 Auto Flow Control Block Diagram

5.10.4 IrDA Mode

The UART supports IrDA SIR (Serial Infrared) Transmit Encoder and Receive Decoder, and IrDA mode is selected by setting **UA_FUN_SEL[1:0]** to '10'.

When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable.

Baud Rate = Clock / (16 * BRD), where BRD is Baud Rate Divider in UA_BAUD register.

The following diagram demonstrates the IrDA control block diagram.




Figure 5.10.4-1 IrDA Block Diagram

5.10.4.1 IrDA SIR Transmit Encoder

The IrDA SIR Transmit Encoder modulate Non-Return-to Zero (NRZ) transmit bit stream output from UART. The IrDA SIR physical layer specifies use of Return-to-Zero, Inverted (RZI) modulation scheme which represent logic 0 as an infra light pulse. The modulated output pulse stream is transmitted to an external output driver and infrared Light Emitting Diode.

In normal mode, the transmitted pulse width is specified as 3/16 period of baud rate.

5.10.4.2 IrDA SIR Receive Decoder

The IrDA SIR Receive Decoder demodulates the return-to-zero bit stream from the input detector and outputs the NRZ serial bits stream to the UART received data input. The decoder input is normally high in the idle state. (Because of this, IRCR bit 6 should be set as 1 by default)

A start bit is detected when the decoder input is LOW.

5.10.4.3 IrDA SIR Operation

The IrDA SIR Encoder/decoder provides functionality which converts between UART data stream and half duplex serial SIR interface. The following diagram is IrDA encoder/decoder waveform:




Figure 5.10.4-2 IrDA TX/RX Timing Diagram

5.10.5 LIN (Local Interconnection Network) mode

The UART supports LIN function, and LIN mode is selected by setting **UA_FUN_SEL[1:0]** to '01'. In LIN mode, each byte field is initialed by a start bit with value zero (dominant), followed by 8 data bits (LSB is first) and ended by 1 stop bit with value one (recessive) in accordance with the LIN standard. The following diagram is the structure of LIN function mode:




Figure 5.10.5-1 Structure of LIN Frame

The program flow of LIN Bus Transmit transfer (TX) is shown as following

- 1. Setting the UA_FUN_SEL[1:0] to '01' to enable LIN Bus mode.
- 2. Fill UA_LIN_BKFL in UA_LIN_BCNT to choose break field length. (The break field length is UA_LIN_BKFL + 2).
- 3. Fill 0x55 to UA_THR to request synch field transmission.
- 4. Request Identifier Field transmission by writing the protected identifier value in the UA_THR
- 5. Setting the LIN_TX_EN bit in UA_LIN_BCNT register to start transmission (When break filed operation is finished, LIN_TX_EN will be cleared automatically).
- 6. When the STOP bit of the last byte THR has been sent to bus, hardware will set flag TE_FLAG in UA_FSR to 1.
- 7. Fill N bytes data and Checksum to UA_THR then repeat step 5 and 6 to transmit the data.

The program flow of LIN Bus Receiver transfer (RX) is show as following

- 1. Setting the UA_FUN_SEL[1:0] to '01' to enable LIN Bus mode.
- 2. Setting the LIN_RX_EN bit in UA_LIN_BCNT register to enable LIN RX mode.
- 3. Waiting for the flag LIN_RX_BREAK_IF in UA_ISR to check RX received Break field or not.
- 4. Waiting for the flag RDA_IF in UA_ISR and read back the UR_RBR register.

5.10.6 RS-485 function mode

The UART support **RS-485 9 bit mode function**. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

When in RS-485 mode, the controller can configuration of it as an RS-485 addressable slave and the RS-485 master transmitter will identify an address character by setting the parity (9th bit) to 1. For data characters, the parity is set to 0. Software can use UA_LCR register to control the 9-th bit (When the PBE, EPE and SPE are set, the 9-th bit is transmitted 0 and when PBE and SPE are set and EPE is cleared, the 9-th bit is transmitted 1). The Controller support three operation mode that is RS-485 Normal Multidrop Operation Mode (NMM), RS-485 Auto Address Detection Operation Mode (AAD) and RS-485 Auto Direction Control Operation Mode (AUD), software can choose any operation mode by programming UA_RS-485_CSR register, and software can driving the transfer delay time between the last stop bit leaving the TX-FIFO and the de-assertion of by setting UA_TOR [DLY] register.

RS-485 Normal Multidrop Operation Mode (NMM)

In RS-485 Normal Multidrop operation mode, in first, software must decided the data which before the address byte be detected will be stored in RX-FIFO or not. If software want to ignore any data before address byte detected, the flow is set UART_FCR[RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data will be stored in the RX-FIFO. If software wants to receive any data before address byte detected, the flow is disable UART_FCR [RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will received any data. If an address byte is detected (bit9 =1), it will generator an interrupt to CPU and software can decide whether enable or disable receiver to accept the following data byte by setting UA_RS-485_CSR [RX_DIS]. If the receiver is be enabled, all received byte data will be ignore until the next address byte be detected. If software disable receiver by setting UA_RS-485_CSR [RX_DIS] register, when a next address byte be detected. If software disable receiver by setting UA_RS-485_CSR [RX_DIS] bit and the address byte data will be stored in the RX-FIFO.

RS-485 Auto Address Detection Operation Mode (AAD)

In RS-485 Auto Address Detection Operation Mode, the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data match the UA_RS-485[ADDR_MATCH] value. The address byte data will be stored in the RX-FIFO. The all received byte data will be accepted and stored in the RX-FIFO until and address byte data not match the UA_RS-485[ADDR_MATCH] value.

RS-485 Auto Direction Mode (AUD)

Another option function of RS-485 controllers is **RS-485 auto direction control function**. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. The RTS line is connected to the RS-485 driver enable such that setting the RTS line to high (logic 1) enables the RS-485 driver. Setting the RTS line to low (logic 0) puts the driver into the tri-state condition. User can setting LEV_RTS in UA_MCR register to change the RTS driving level.

Program Sequence example:

- 1. Program FUN_SEL in UA_FUN_SEL to select RS-485 function.
- 2. Program the RX_DIS bit in UA_FCR register to determine enable or disable RS-485 receiver
- 3. Program the RS-485_NMM or RS-485_AAD mode.
- 4. If the RS-485_AAD mode is selected, the ADDR_MATCH is programmed for auto address match value.
- 5. Determine auto direction control by programming RS-485_AUD.




Figure 5.10.6-1 Structure of RS-485 Frame

5.10.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
UART0_BA =	= 0x4005_0000			
UART1_BA =	= 0x4015_0000			
UA_RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
UA_NBN	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined
	UART0_BA+0x00	w	UART0 Transmit Holding Register	Undefined
UA_THR	UART1_BA+0x00	w	UART1 Transmit Holding Register	Undefined
UA_IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
UA_IER	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000
UA_FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000
UA_LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000
	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
UA_MCR	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000
UA_MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
UA_WSK	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000
UA_FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
UA_FSR	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000
	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
UA_ISR	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002
	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
UA_TOR	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000
	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
UA_BAUD	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000
UA_IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040

	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040
UA ALT CSR	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
0/1_/121_00IK	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000
UA FUN SEL	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

Publication Release Date: Sep.20, 2012 Revision V1.0

5.10.8 Register Description

Receive Buffer Register (UA_RBR)

Register	Offset	R/W	Description	Reset Value
UA RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
RBR									

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	RBR	Receive Buffer Register (Read Only) By reading this register, the UART will return an 8-bit data received from RX pin (LSB first).

Transmit Holding Register (UA_THR)

Register	Offset	R/W	Description	Reset Value
UA THR	UART0_BA+0x00	w	UART0 Transmit Holding Register	Undefined
-	UART1_BA+0x00	w	UART1 Transmit Holding Register	Undefined

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved		\sim			
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	THR								

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	THR	Transmit Holding Register By writing to this register, the UART will send out an 8-bit data through the TX pin (LSB first).

Interrupt Enable Register (UA_IER)

Register	Offset	R/W	Description	Reset Value
UA IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
Rese	erved	AUTO_CTS_ EN	AUTO_RTS_ EN	TIME_OUT_E N	Rese	erved	LIN_RX_BRK _IEN		
Rese	erved 6				Rese 2	erved			
		EN	EN	N	Rese		_IEN		

Bits	Descriptions	
[31:14]	Reserved	Reserved
		CTS Auto Flow Control Enable
		1 = Enable CTS auto flow control
[13]	AUTO_CTS_EN	0 = Disable CTS auto flow control
		When CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted).
		RTS Auto Flow Control Enable
		1 = Enable RTS auto flow control
[12]	AUTO_RTS_EN	0 = Disable RTS auto flow control
		When RTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the UA_FCR [RTS_TRI_LEV], the UART will de-assert RTS signal.
		Time Out Counter Enable
[11]	TIME_OUT_EN	1 = Enable Time-out counter
		0 = Disable Time-out counter
[10:9]	Reserved	Reserved
[0]		LIN RX Break Field Detected Interrupt Enable
[8]	LIN_RX_BRK_IEN	1 = Enable Lin bus RX break filed interrupt

		0 Maak off Lin hus BV break filed interrupt
		0 = Mask off Lin bus RX break filed interrupt
		Note: This field is used for LIN function mode.
[7]	Reserved	Reserved
		Wake Up CPU Function Enable
[6]	WAKE_EN	0 = Disable UART wake up CPU function
		1 = Enable wake up function, when the system is in deep sleep mode, an external CTS change will wake up CPU from deep sleep mode.
		Buffer Error Interrupt Enable
[5]	BUF_ERR_IEN	1 = Enable INT_BUF_ERR
		0 = Mask off INT_BUF_ERR
		RX Time Out Interrupt Enable
[4]	RTO_IEN	1 = Enable INT_TOUT
		0 = Mask off INT_TOUT
		Modem Status Interrupt Enable
[3]	MODEM_IEN	1 = Enable INT_MODEM
		0 = Mask off INT_MODEM
		Receive Line Status Interrupt Enable
[2]	RLS_IEN	1 = Enable INT_RLS
		0 = Mask off INT_RLS
		Transmit Holding Register Empty Interrupt Enable
[1]	THRE_IEN	1 = Enable INT_THRE
		0 = Mask off INT_THRE
		Receive Data Available Interrupt Enable.
[0]	RDA_IEN	1 = Enable INT_RDA
		0 = Mask off INT_RDA
L		

FIFO Control Register (UA_FCR)

Register	Offset	R/W	Description	Reset Value
UA FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
_	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Rese	erved		RTS_TRI_LEV					
15	14	13	12	11	10	9	8		
			Reserved				RX_DIS		
7	6	5	4	3	2	1	0		
RFITL				Reserved	TFR	RFR	Reserved		

Bits	Descriptions			
[31:20]	Reserved Reserved			
[19:16]	RTS_TRI_LEV	RTS Trigger Level for Auto-flow Control Use		
		RTS_TRI_LEV	Trigger Level (Bytes)	
		0000	01	
		0001	04	
		0010	08	
		0011	14	
		others	Reserved	
		Note: This field is used for auto RTS flow control.		
[15:9]	Reserved	Reserved		
	RX_DIS	Receiver Disable register.		
[8]		The receiver is disabled or not (set 1 is disable receiver)		
		1 = Disable Receiver		
		0 = Enable Receiver		
		Note: This field is used for RS-485 Normal Multi-drop mode. It should be programmed before UA_ALT_CSR [RS-485_NMM] is programmed.		
[7:4]	RFITL	RX FIFO Interrupt (INT_RDA) Trigger Level		

		When the number of bytes in the receive FIFO equals the RFITL then the RDA_IF will be set (if UA_IER [RDA_IEN] is enable, an interrupt will generated).		
		RFITL	INTR_RDA Trigger Level (Bytes)	
		0000	01	
		0001	04	
		0010	08	
		0011	14	
		others	Reserved	
[3]	Reserved	Reserved		
[2]	TFR	TX Field Software Reset		
		When TX_RST is set, all the byte in the transmit FIFO and TX internal state machine are cleared.		
		1 = Writing 1 to this bit will reset the TX internal state machine and pointers.		
		0 = Writing 0 to this bit has no effect.		
		Note: This bit will auto clear needs at least 3 UART engine clock cycles.		
[1]	RFR	RX Field Software Reset		
		When RX_RST is set, all the byte in the receiver FIFO and RX internal state machine are cleared.		
		1 = Writing 1 to this bit will reset the RX internal state machine and pointers.		
		0 = Writing 0 to this bit has no effect.		
		Note: This bit will auto clear needs at least 3 UART engine clock cycles.		
[0]	Reserved	Reserved		

Line Control Register (UA_LCR)

Register	Offset	R/W	Description	Reset Value
UA LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
_	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved	BCB	SPE	EPE	PBE	NSB	W	LS		

Bits	Descriptions	Descriptions					
[31:7]	Reserved	Reserved					
		Break Control Bit					
[6]	BCB	When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0). This bit acts only on TX and has no effect on the transmitter logic.					
		Stick Parity Enable					
[5]	SPE	1 = When bits PBE , EPE and SPE are set, the parity bit is transmitted and checked as cleared. When PBE and SPE are set and EPE is cleared, the parity bit is transmitted and checked as set.					
		0 = Disable stick parity					
		Even Parity Enable					
[4]	EPE	1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.					
		0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.					
		This bit has effect only when bit 3 (parity bit enable) is set.					
		Parity Bit Enable					
[3]	PBE	1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.					
		0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.					
[2]	NSB	Number of "STOP bit"					
(-)		1= One and a half " STOP bit" is generated in the transmitted data when 5-bit word					

		length is selected; 0= One " STOP bit" is generated in the transmitted data Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.					
		Word Length Select					
		WLS[1:0]	Character length				
[1:0]	WLS	00	5 bits				
[1:0]	WLS	01	6 bits				
		10	7 bits				
		11	8 bits				

MODEM Control Register (UA_MCR)

Register	Offset	R/W	Description	Reset Value
UA MCR	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Rese	Reserved RTS_ST Reserved				LEV_RTS	Reserved			
7	6	5	4	3	2	1	0		
	Reserved						Reserved		

Bits	Descriptions	
[31:14]	Reserved	Reserved
[13]	RTS_ST	RTS Pin State (Read Only) This bit is the output pin status of RTS.
[12:10]	Reserved	Reserved

		RTS Trigger Level				
		This bit can change the RTS trigger level.				
		1= high level triggered				
		0= low level triggered				
		UART Mode : MCR[Lev_RTS] = 1				
		MCR [RTS]				
		MCR [RTS_st]				
		UART Mode : MCR[Lev_RTS] = 0				
[9]	LEV_RTS	MCR [RTS]				
		MCR [RTS_st]				
		RS-485 Mode : MCR[Lev_RTS] = 1				
		TX Start D0 D1 D2 D3 D4 D5 D6 D7				
		MCR [RTS_st]				
		RS-485 Mode : MCR[Lev_RTS] = 0				
		TX Start D0 D1 D2 D3 D4 D5 D6 D7				
		MCR [RTS_st]				
[8:2]	Reserved	Reserved				
		RTS (Request-To-Send) Signal				
		0 = Drive RTS pin to logic 1 (If the LEV_RTS set to low level triggered).				
[1]	RTS	1 = Drive RTS pin to logic 0 (If the LEV_RTS set to low level triggered).				
		0 = Drive RTS pin to logic 0 (If the LEV_RTS set to high level triggered).				
		1 = Drive RTS pin to logic 1 (If the LEV_RTS set to high level triggered).				
[0]	Reserved	Reserved				

Modem Status Register (UA_MSR)

Register	Offset	R/W	Description	Reset Value
UA MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
_	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved							LEV_CTS		
7	6	5	4	3	2	1	0		
Reserved CTS_ST Reserved				DCTSF					

Bits	Descriptions	Descriptions						
[31:9]	Reserved	Reserved						
[8]	LEV_CTS	CTS Trigger Level This bit can change the CTS trigger level. 1= high level triggered 0= low level triggered						
[7:5]	Reserved	Reserved						
[4]	CTS_ST	CTS Pin Status (Read Only) This bit is the pin status of CTS when UART clock is enabled, and CTS multi-function port is selected.						
[3:1]	Reserved	Reserved						
[0]	DCTSF	Detect CTS State Change Flag (Read Only) This bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when UA_IER [MODEM_IEN] is set to 1. Software can write 1 to clear this bit to zero						

FIFO Status Register (UA_FSR)

Register	Offset	R/W	Description	Reset Value
UA FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000

31	30	29	28	27	26	25	24
	Reserved		TE_FLAG	Reserved			TX_OVER_IF
23	22	21	20	19	18	17	16
TX_FULL	TX_EMPTY		TX_POINTER				
15	14	13	12	11	10	9	8
RX_FULL	RX_EMPTY			RX_PC	DINTER		
7	6	5	4	3	2	1	0
Reserved	BIF	FEF	PEF	RS485_ADD_ DETF	Rese	erved	RX_OVER_IF

Bits	Descriptions	escriptions					
[31:29]	Reserved	Reserved					
		Transmitter Empty Flag (Read Only)					
[28]	TE_FLAG	Bit is set by hardware when TX FIFO (UA_THR) is empty and the STOP bit of the last byte has been transmitted.					
		Bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.					
[27:25]	Reserved	Reserved					
		TX Overflow Error Interrupt Flag (Read Only)					
[24]	TX_OVER_IF	If TX FIFO (UA_THR) is full, an additional write to UA_THR will cause this bit to logic 1.					
		Note: This bit is read only, but can be cleared by writing '1' to it.					
		Transmitter FIFO Full (Read Only)					
[23]	TX_FULL	This bit indicates TX FIFO full or not.					
		This bit is set when TX_POINTER is equal to 16, otherwise is cleared by hardware.					
		Transmitter FIFO Empty (Read Only)					
10.01		This bit indicates TX FIFO empty or not.					
[22]	TX_EMPTY	When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (TX FIFO not empty).					

	1	
		TX FIFO Pointer (Read Only)
[21:16]	TX_POINTER	This field indicates the TX FIFO Buffer Pointer. When CPU writes one byte into UA_THR, TX_POINTER increases one. When one byte of TX FIFO is transferred to Transmitter Shift Register, TX_POINTER decreases one.
		When TX_POINTER is equal to 16, TX_FULL is set. At this moment, TX_POINTER is cleared immediately by hardware.
		Receiver FIFO Full (Read Only)
[15]	RX_FULL	This bit initiates RX FIFO full or not.
		This bit is set when RX_POINTER is equal to 16, otherwise is cleared by hardware.
		Receiver FIFO Empty (Read Only)
[14]	RX_EMPTY	This bit initiate RX FIFO empty or not.
		When the last byte of RX FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data.
		RX FIFO Pointer (Read Only)
[13:8]	RX_POINTER	This field indicates the RX FIFO Buffer Pointer. When UART receives one byte from external device, RX_POINTER increases one. When one byte of RX FIFO is read by CPU, RX_POINTER decreases one.
		When RX_POINTER is equal to 16, RX_FULL is set. At this moment, RX_POINTER is cleared immediately by hardware.
[7]	Reserved	Reserved
		Break Interrupt Flag (Read Only)
[6]	BIF	This bit is set to a logic 1 whenever the received data input(RX) is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to UA_FCR [RFR]
		Framing Error Flag (Read Only)
[5]	FEF	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to UA_FCR [RFR]
		Parity Error Flag (Read Only)
[4]	PEF	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to UA_FCR[RFR]
		RS-485 Address Byte Detection Flag (Read Only)
[3]	RS485_ADD_DETF	This bit is set to logic 1 and set UA_ALT_CSR [RS-485_ADD_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = '1') bit", and it is reset whenever the CPU writes 1 to this bit.
		Note: This field is used for RS-485 function mode.

[2:1]	Reserved	Reserved
		RX Overflow Error IF (Read Only) This bit is set when RX FIFO overflow.
[0]		If the number of bytes of received data is greater than RX_FIFO (UA_RBR) size, 64/16 bytes of UART0/UART1, this bit will be set.
		Note: This bit is read only, but can be cleared by writing '1' to it.

Interrupt Status Control Register (UA_ISR)

Register	Offset	R/W	Description	Reset Value
UA ISR	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Rese	rved	BUF_ERR_IN T	TOUT_INT	MODEM_INT	RLS_INT	THRE_INT	RDA_INT		
7	6	5	4	3	2	1	0		
LIN_RX_BRE AK_IF	Reserved	BUF_ERR_IF	TOUT_IF	MODEM_IF	RLS_IF	THRE_IF	RDA_IF		

Bits	Descriptions				
[31:14]	Reserved	Reserved			
		LIN Bus RX Break Field Detected Interrupt Indicator (Read Only)			
	LIN_RX_BREAK_	This bit is set if LIN_RX_BRK_IEN and LIN_RX_BREAK_IF are both set to 1.			
[15]	INT	1 = The LIN RX Break interrupt is generated			
		0 = No LIN RX Break interrupt is generated			
[14]	Reserved	Reserved			
		Buffer Error Interrupt Indicator (Read Only)			
[40]	BUF ERR INT	This bit is set if BUF_ERR_IEN and BUF_ERR_IF are both set to 1.			
[13]	BUF_ERK_INI	1 = The buffer error interrupt is generated			
		0 = No buffer error interrupt is generated			
		Time Out Interrupt Indicator (Read Only)			
[40]	TOUT INT	This bit is set if TOUT_IEN and TOUT_IF are both set to 1.			
[12]		1 = The Tout interrupt is generated			
		0 = No Tout interrupt is generated			
[44]		MODEM Status Interrupt Indicator (Read Only)			
[11]	MODEM_INT	This bit is set if MODEM_IEN and MODEM_IF are both set to 1.			

		1 = The Modem interrupt is generated
		0 = No Modem interrupt is generated
		Receive Line Status Interrupt Indicator (Read Only).
[10]	RLS_INT	This bit is set if RLS_IEN and RLS_IF are both set to 1.
[10]		1 = The RLS interrupt is generated
		0 = No RLS interrupt is generated
		Transmit Holding Register Empty Interrupt Indicator (Read Only).
[9]	THRE_INT	This bit is set if THRE_IEN and THRE_IF are both set to 1.
[9]		1 = The THRE interrupt is generated
		0 = No THRE interrupt is generated
		Receive Data Available Interrupt Indicator (Read Only).
[8]	RDA_INT	This bit is set if RDA_IEN and RDA_IF are both set to 1.
[O]		1 = The RDA interrupt is generated
		0 = No RDA interrupt is generated
		LIN Bus RX Break Field Detected Flag (Read Only)
[7]	LIN_RX_BREAK_ IF	This bit is set when RX received LIN Break Field. If UA_IER [LIN_RX_BRK_IEN] is enabled the LIN RX Break interrupt will be generated.
		Note: This bit is read only, but can be cleared by writing '1' to it.
[6]	Reserved	Reserved
		Buffer Error Interrupt Flag (Read Only)
[5]	BUF_ERR_IF	This bit is set when the TX or RX FIFO overflows or Break Interrupt Flag or Parity Error Flag or Frame Error Flag (TX_OVER_IF or RX_OVER_IF or BIF or PEF or FEF) is set. When BUF_ERR_IF is set, the transfer is not correct. If UA_IER [BUF_ERR_IEN] is enabled, the buffer error interrupt will be generated.
		Time Out Interrupt Flag (Read Only)
[4]	TOUT_IF	This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time out counter equal to TOIC. If UA_IER [TOUT_IEN] is enabled, the Tout interrupt will be generated.
		Note: This bit is read only and user can read UA_RBR (RX is in active) to clear it.
		MODEM Interrupt Flag (Read Only)
[3]	MODEM_IF	This bit is set when the CTS pin has state change (DCTSF=1). If UA_IER [MODEM_IEN] is enabled, the Modem interrupt will be generated.
		Note: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 on DCTSF.
		Receive Line Interrupt Flag (Read Only).
[2]	RLS_IF	This bit is set when the RX receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If UA_IER [RLS_IEN] is enabled, the RLS interrupt will be generated.
		Note: When in RS-485 function mode, this field include "receiver detect any address byte received address byte character (bit9 = '1') bit".

		Note: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared.
		Transmit Holding Register Empty Interrupt Flag (Read Only).
[1]	THRE_IF	This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register. If UA_IER [THRE_IEN] is enabled, the THRE interrupt will be generated.
		Note: This bit is read only and it will be cleared when writing data into THR (TX FIFO not empty).
		Receive Data Available Interrupt Flag (Read Only).
[0]	RDA_IF	When the number of bytes in the RX FIFO equals the RFITL then the RDA_IF will be set. If UA_IER [RDA_IEN] is enabled, the RDA interrupt will be generated.
		Note: This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL).

UART Interrupt Source	Interrupt Enable Bit	Interrupt Indicator to Interrupt Controller	Interrupt Flag	Flag Cleared by
LIN RX Break Field Detected interrupt	LIN_RX_BRK_IEN	LIN_RX_BREAK_INT	LIN_RX_BREAK_IF	Write '1' to LIN_RX_BREAK_IF
Buffer Error Interrupt INT_BUF_ERR	BUF_ERR_IEN	BUF_ERR_INT	BUF_ERR_IF = (TX_OVER_IF or RX_OVER_IF or BIF or PEF or FEF)	Writing '1' to UA_FCR [RFR]
RX Timeout Interrupt INT_TOUT	RTO_IEN	TOUT_INT	TOUT_IF	Read UA_RBR
Modem Status Interrupt INT_MODEM	MODEM_IEN	MODEM_INT	MODEM_IF = (DCTSF)	Write '1' to DCTSF
Receive Line Status Interrupt INT_RLS	RLS_IEN	RLS_INT	RLS_IF = (BIF or FEF or PEF or RS- 485_ADD_DETF)	Writing '1' to UA_FCR [RFR]
Transmit Holding Register Empty Interrupt INT_THRE	THRE_IEN		THRE_IF	Write UA_THR
Receive Data Available Interrupt INT_RDA	RDA_IEN	RDA_INT	RDA_IF	Read UA_RBR

Table 5.10-3 UART Interrupt Sources and Flags Table In Software Mode

Time out Register (UA_TOR)

Register	Offset	R/W	Description	Reset Value
UA TOR	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
_	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	DLY								
7	6	5	4	3	2	1	0		
	тоіс								

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:8]	DLY	TX Delay time value This field is use to programming the transfer delay time between the last stop bit and next start bit. TX Byte (i) TX Byte (i) Start Start
[7:0]	тоіс	Time Out Interrupt Comparator The time out counter resets and starts counting (the counting clock = baud rate whenever the RX FIFO receives a new data word. Once the content of time ou counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INT_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INT_TOUT. In order to avoid receive time out interrupt generation immediately during one character is being received, TOIC value should be set between 40 and 255. So, for example, if TOIC is set with 40, the time out interrupt is generated after four characters are not received when 1 stop bi and no parity check is set for UART transfer.

Baud Rate Divider Register (UA_BAUD)

Register	Offset	R/W	Description	Reset Value
UA BAUD	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000

31	30	29	28	27	26	25	24
Rese	erved	DIV_X_EN	DIV_X_ONE		DIVID	ER_X	
23	22	21	20	19	18	17	16
			Rese	erved	Ν		
15	14	13	12	11	10	9	8
			BF	RD			
7	6	5	4	3	2	1	0
	BRD						

Bits	Descriptions	
[31:30]	Reserved	Reserved
		Divider X Enable
		The BRD = Baud Rate Divider, and the baud rate equation is Baud Rate = $Clock / [M * (BRD + 2)]$; The default value of M is 16.
[29]	DIV_X_EN	1 = Enable divider X (the equation of $M = X+1$, but DIVIDER_X [27:24] must >= 8).
		0 = Disable divider X (the equation of M = 16)
		Refer to the table below for more information.
		Note: When in IrDA mode, this bit must disable.
		Divider X equal 1
[00]	DIV X ONE	1 = Divider M = 1 (the equation of M = 1, but BRD [15:0] must \geq 3).
[28]	DIV_A_ONE	0 = Divider M = X (the equation of M = X+1, but DIVIDER_X[27:24] must >= 8)
		Refer to the Table 5.10-4 below for more information.
[07.04]		Divider X
[27:24]	DIVIDER_X	The baud rate divider $M = X+1$.
[23:16]	Reserved	Reserved
[45.0]	000	Baud Rate Divider
[15:0]	BRD	The field indicated the baud rate divider

Mode	DIV_X_EN	DIV_X_ONE	DIVIDER X	BRD	Baud rate equation
0	Disable	0	В	А	UART_CLK / [16 * (A+2)]
1	Enable	0	В	А	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	Enable	1	Don't care	A	UART_CLK / (A+2), A must >=3

Table 5.10-4	Baud	rate	equation	table
10010 0.10 4	Duuu	iuio	equation	labic

IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
UA IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
_	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved		$\overline{}$	
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved	INV_RX	INV_TX		Reserved		TX_SELECT	Reserved

Bits	Descriptions	
[31:7]	Reserved	Reserved
[6]	INV_RX	INV_RX 1= Inverse RX input signal 0= No inversion
[5]	INV_TX	INV_TX 1= Inverse TX output signal 0= No inversion
[4:2]	Reserved	Reserved
[1]	TX_SELECT	TX_SELECT 1= Enable IrDA transmitter 0= Enable IrDA receiver
[0]	Reserved	Reserved

Note: When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable (the baud equation must be Clock / 16 * (BRD)

UART Alternate Control/Status Register (UA_ALT_CSR)

Register	Offset	R/W	Description	Reset Value
UA ALT CSR	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000

		Rese	erveu		UA_LIN		
7 LIN_TX_EN	6 LIN_RX_EN	5 Rese	4	3	2 UA_LIN	1	0
RS485_ADD_ EN		Rese	erved		RS485_AUD	RS485_AAD	RS485_NMM
15	14	13	12	11	10	9	8
		Reserved					
23	22	21	20	19	18	17	16
	ADDR_MATCH						
31	30	29	28	27	26	25	24

Bits	Descriptions	
[31:24]	ADDR_MATCH	Address match value register This field contains the RS-485 address match values. Note: This field is used for RS-485 auto address detection mode.
[23:16]	Reserved	Reserved
[15]	RS485_ADD_EN	 RS-485 Address Detection Enable This bit is use to enable RS-485 address detection mode. 1 = Enable address detection mode 0 = Disable address detection mode Note: This field is used for RS-485 any operation mode.
[14:11]	Reserved	Reserved
[10]	RS485_AUD	RS-485 Auto Direction Mode (AUD) 1 = Enable RS-485 Auto Direction Operation Mode (AUO) 0 = Disable RS-485 Auto Direction Operation Mode (AUO) Note: It can be active with RS-485_AAD or RS-485_NMM operation mode.
[9]	RS485_AAD	RS-485 Auto Address Detection Operation Mode (AAD) 1 = Enable RS-485 Auto Address Detection Operation Mode (AAD)0 = Disable RS-485 Auto Address Detection Operation Mode (AAD)

Publication Release Date: Sep.20, 2012 Revision V1.0

		Note: It can't be active with RS-485_NMM operation mode.
[8]	RS485_NMM	RS-485 Normal Multi-drop Operation Mode (NMM) 1 = Enable RS-485 Normal Multi-drop Operation Mode (NMM) 0 = Disable RS-485 Normal Multi-drop Operation Mode (NMM) Note: It can't be active with RS-485_AAD operation mode.
[7]	LIN_TX_EN	LIN TX Break Mode Enable 1 = Enable LIN TX Break Mode. 0 = Disable LIN TX Break Mode. Note: When TX break field transfer operation finished, this bit will be cleared automatically.
[6]	LIN_RX_EN	LIN RX Enable 1 = Enable LIN RX mode. 0 = Disable LIN RX mode.
[5:4]	Reserved	Reserved
[3:0]	UA_LIN_BKFL	UART LIN Break Field Length This field indicates a 4-bit LIN TX break field count. Note: This break field length is UA_LIN_BKFL + 2

Publication Release Date: Sep.20, 2012 Revision V1.0

UART Function Select Register (UA_FUN_SEL)

Register	Offset	R/W	Description	Reset Value
UA FUN SEL	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
		Reserved				FUN	SEL			

Bits	Descriptions	
[31:2]	Reserved	Reserved
		Function Select Enable
		00 = UART Function
[1:0]	FUN_SEL	01 = Enable LIN Function
		10 = Enable IrDA Function
		11 = Enable RS-485 Function

5.11 Analog-to-Digital Converter (ADC)

5.11.1 Overview

NuMicro M0517LBN contain one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports four operation modes: single, burst, single-cycle scan and continuous scan mode. The A/D converters can be started by software and external STADC/P3.2 pin.

5.11.2 Features

- Analog input voltage range: 0~AV_{DD} (Max to 5.0V).
- 12-bit resolution and 10-bit accuracy is guaranteed.
- Up to 8 single-end analog input channels or 4 differential analog input channels.
- Maximum ADC clock frequency is 16 MHz.
- Up to 760k SPS conversion rate.
- Four operating modes
 - Single mode: A/D conversion is performed one time on a specified channel.
 - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel.
 - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion.
 - Burst mode: A/D conversion will sample and convert the specified single channel and sequentially store in FIFO.
- An A/D conversion can be started by
 - Software Write 1 to ADST bit
 - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators.
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting.
- Channel 7 supports 3 input sources: external analog voltage, internal bandgap voltage, and internal temperature sensor output.

5.11.3 ADC Block Diagram




Figure 5.11.3-1 ADC Controller Block Diagram

5.11.4 ADC Operation Procedure

The A/D converter operates by successive approximation with 12-bit resolution. The ADC has four operation modes: single, burst, single-cycle scan mode and continuous scan mode. When changing the operating mode or analog input channel enable, in order to prevent incorrect operation, software must clear ADST bit to 0 in ADCR register.

5.11.4.1 ADC Clock Generator

The maximum sampling rate is up to 760K. The ADC engine has three clock sources selected by 2-bit ADC_S (CLKSEL1[3:2]), the ADC clock frequency is divided by an 8-bit pre-scalar with the formula:

The ADC clock frequency = (ADC clock source frequency) / (ADC_N+1); where the 8-bit ADC_N is located in register CLKDIV[23:16].

In generally, software can set ADC_S and ADC_N to get 16 MHz or slightly less.




Figure 5.11.4-1 ADC Clock Control

5.11.4.2 Single Mode

In single mode, A/D conversion is performed only once on the specified single channel. The operations are as follows:

- 1. A/D conversion will be started when the ADST bit of ADCR is set to 1 by software or external trigger input.
- 2. When A/D conversion is finished, the result is stored in the A/D data register corresponding to the channel.
- 3. The ADF bit of ADSR register will be set to 1. If the ADIE bit of ADCR register is set to 1, the ADC interrupt will be asserted.
- 4. The ADST bit remains 1 during A/D conversion. When A/D conversion ends, the ADST bit is

Publication Release Date: Sep.20, 2012 Revision V1.0

automatically cleared to 0 and the A/D converter enters idle state. Note that, after the hardware clears the ADST bit, the ADST bit must be kept at 0 at least one ADC clock period before setting it to 1 again. If not, the A/D converter may not work.

Note: If software enables more than one channel in single mode, the channel with the lowest number will be selected and the other enabled channels will be ignored.




Figure 5.11.4-2 Single Mode Conversion Timing Diagram

5.11.4.3 Burst Mode

In burst mode, A/D conversion will sample and convert the specified single channel and sequentially store in FIFO (up to 8 samples). The operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for special enabled channel is completed, the result is sequentially transferred to FIFO and can be accessed from the A/D data register 0.
- 3. When more than 4 samples in FIFO, the ADF bit in ADSR is set to 1. If the ADIE bit is set to 1 at this time, an ADC interrupt is requested after A/D conversion ends.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state.

Note: If software enables more than one channel in burst mode, the channel with the lowest number is converted and other enabled channels will be ignored.

5.11.4.4 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion will sample and convert the specified channels once in the sequence from the lowest number enabled channel to the highest number enabled channel. Operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When the conversions of all the enabled channels are completed, the ADF bit in ADSR is set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs.
- 4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state. If ADST is cleared to 0 before all enabled ADC channels conversion done, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable. Note that, after the hardware clears the ADST bit to 0, the ADST bit must be kept at 0 at least one ADC clock period before setting it to 1 again. If not, the A/D converter may not work.

An example timing diagram for single-cycle scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 5.11.4-3




Figure 5.11.4-3 Single-Cycle Scan on Enabled Channels Timing Diagram

5.11.4.5 Continuous Scan Mode

In continuous scan mode, A/D conversion is performed sequentially on the specified channels that enabled by CHEN bits in ADCHER register (maximum 8 channels for ADC). The operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result of each enabled channel is stored in the A/D data register corresponding to each enabled channel.
- 3. When A/D converter completes the conversions of all enabled channels sequentially, the ADF bit (ADSR[0]) will be set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs. The conversion of the enabled channel with the lowest number will start again if software has not cleared the ADST bit.
- 4. As long as the ADST bit remains at 1, the step 2 ~ 3 will be repeated. When ADST is cleared to 0, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for continuous scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 5.11.4-4.




Figure 5.11.4-4 Continuous Scan on Enabled Channels Timing Diagram

5.11.4.6 External Trigger Input Sampling and A/D Conversion Time

In single-cycle scan mode, A/D conversion can be triggered by external pin request. When the ADCR.TRGEN is set to high to enable ADC external trigger function, setting the TRGS[1:0] bits to 00b is to select external trigger input from the STADC pin. Software can set TRGCOND[1:0] to select trigger condition is **falling/rising edge or low/high** level. If level trigger condition is selected, the STADC pin must be kept at defined state at least 8 PCLKs. The ADST bit will be set to 1 at the 9th PCLK and start to conversion. Conversion is continuous if external trigger input is kept at active state in level trigger condition is selected, the high and low state must be kept at least 4 PLCKs. Pulse that is shorter than this specification will be ignored.

5.11.4.7 Conversion Result Monitor by Compare Mode Function

NuMicro M0517LBN controller provide two sets of compare register, ADCMPR0 and ADCMPR1, and 1 to monitor maximum two specified channels conversion result from A/D conversion module, refer to Figure 5.11.4-5. Software can select which channel to be monitored by set CMPCH(ADCMPRx[5:0]) and CMPCOND bit is used to check conversion result is less than specify value or greater than (equal to) value specified in CMPD[11:0]. When the conversion of the channel specified by CMPCH is completed, the comparing action will be triggered one time automatically. When the compare result meets the setting, compare match counter will increase

1, otherwise, the compare match counter will be clear to 0. When counter value reach the setting of (CMPMATCNT+1) then CMPF bit will be set to 1, if CMPIE bit is set then an ADC_INT interrupt request is generated. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software. Detail logics diagram is shown in the Figure 5.11.4-5.




Figure 5.11.4-5 A/D Conversion Result Monitor Logics Diagram

5.11.4.8 Interrupt Sources

There are three interrupt sources of ADC interrupt. When an ADC operation mode finishes its conversion, the A/D conversion end flag, ADF, will be set to 1. The CMPF0 and CMPF1 are the compare flags of compare function. When the conversion result meets the settings of ADCMPR0/1, the corresponding flag will be set to 1. When one of the flags, ADF, CMPF0 and CMPF1, is set to 1 and the corresponding interrupt enable bit, ADIE of ADCR and CMPIE of ADCMPR0/1, is set to 1, the ADC interrupt will be asserted. Software can clear the flag to revoke the interrupt request.




Figure 5.11.4-6 A/D Controller Interrupt

5.11.5 ADC Controller Registers Map

R: read only, W: write only, R/W: both read and write.

Register	Offset	R/W	Description	Reset Value
ADC_BA = 0	0x400E_0000			
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0C	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000
ADCR	ADC_BA+0x20	R/W	A/D Control Register	0x0000_0000
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable Register	0x0000_0000
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000
ADSR	ADC_BA+0x30	R/W	A/D Status Register	0x0000_0000

Publication Release Date: Sep.20, 2012 Revision V1.0

5.11.6 ADC Controller Registers Description

A/D Data Registers (ADDR0 ~ ADDR7)

Register	Offset	R/W	Description	Reset Value
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0c	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved							OVERRUN		
15	14	13	12	11	10	9	8		
		X	RSLT	[15:8]					
7	6	5	4	3	2	1	0		
RSLT [7:0]									
) _							

Bits	Descriptions	
[31:18]	Reserved	-
		Valid Flag
		1 = Data in RSLT bits is valid.
[17]	VALID	0 = Data in RSLT bits is not valid.
		This bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read.
		This is a read only bit
[40]		Over Run Flag (Read Only)
[16]	OVERRUN	1 = Data in RSLT is overwrite.

Publication Release Date: Sep.20, 2012 Revision V1.0

		0 = Data in RSLT is recent conversion result. If converted data in RSLT has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It is cleared by hardware after ADDR register is read.
[15:0]	RSLT	A/D Conversion Result This field contains conversion result of ADC.




Figure 5.11.6-1 ADC single-end input conversion voltage and conversion result mapping diagram




Figure 5.11.6-2 ADC differential input conversion voltage and conversion result mapping diagram

A/D Control Register (ADCR)

Register	Offset	R/W	Description	Reset Value
ADCR	ADC_BA+0x20	R/W	ADC Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
DMOF		Reserved							
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved				DIFFEN	Reserved	TRGEN		
7	6	5	4	3	2	1	0		
TRG	TRGCOND TRGS		GS	AD	MD	ADIE	ADEN		

Bits	Descriptions								
		A/D	A/D differential input Mode Output Format						
[31]	DMOF	1 = A/D Conversion result will be filled in RSLT at ADDRx registers v 2'complement format.							
			A/D Conversion result will be fill ned format.	ed in RSLT at	ADDRx registers	with			
[30:12]	Reserved	X							
		A/D	Conversion Start						
[11]		1 = Conversion start.							
		0 = Conversion stopped and A/D converter enter idle state.							
	ADST	ADST bit can be set to 1 from two sources: software and external pin STADC. ADST will be cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode. In continuous scan and burst modes, A/D conversion is continuously performed until software write 0 to this bit or chip reset.							
		Diffe	rential Input Mode Enable						
		1 = differential analog input mode							
		0 = single-end analog input mode							
[10]	DIFFEN								
			Differential input paired channel	ADC analog input					
				V _{plus}	V _{minus}				

			0	AIN0	AIN1		
			1	AIN2	AIN3	1	
			2	AIN4	AIN5		
			3	AIN6	AIN7		
		Diffe V _{minus}	rential input voltage (V _{diff}) = V _{plus} is the inverted analog input.	- V_{minus} , where V	/ _{plus} is the analog	input	
			the two correspo on result will be p l.				
[9] Reserved -							
		Exte	rnal Trigger Enable				
		Enab	le or disable triggering of A/D conve	ersion by externa	I STADC pin.		
[8]	TRGEN	1= E	nable				
		0= D	sable				
		ADC	ADC external trigger function is only supported in single-cycle scan mode.				
		Exte	rnal Trigger Condition				
	TRGCOND	signa	These two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state for edge trigger.				
[7:6]		00 =	00 = Low level				
		01 =	01 = High level				
		10 =	10 = Falling edge				
		11 =	Rising edge				
	TRGS	Hard	ware Trigger Source				
		00 =	00 = A/D conversion is started by external STADC pin.				
[5:4]		Othe	Others = Reserved				
[0.+]		Softv	Software should disable TRGEN and ADST before change TRGS.				
			In hardware trigger mode, the ADST bit is set by the external trigger from STADC.				
	ADMD	A/D (A/D Converter Operation Mode				
		00 =	00 = Single conversion				
[3:2]		01 =	01 = Burst conversion				
		10 =	10 = Single-cycle scan				
[3.2]		11 _	11 = Continuous scan				
[3.2]		111=					
[3.2]			n changing the operation mode, sof	tware should disa	able ADST bit first	tly.	
[3.2]		Whe				tly.	
[3.2]	ADIE	Whei Note	n changing the operation mode, sof			tly.	

		0 = Disable A/D interrupt function	
		A/D conversion end interrupt request is generated if ADIE bit is set to 1.	
		A/D Converter Enable	
		1 = Enable	
[0]	ADEN	0 = Disable	
		Before starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit power consumption.	

Publication Release Date: Sep.20, 2012 Revision V1.0

A/D Channel Enable Register (ADCHER)

Register	Offset	R/W	Description	Reset Value
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved PRESEL[1:0]						EL[1:0]	
7	6	5	4	3	2	1	0
CHEN7	CHEN6	CHEN5	CHEN4	CHEN3	CHEN2	CHEN1	CHEN0
P							

Bits	Descriptions				
[31:10]	Reserved	-			
		Analog Input Channel 7 select			
		00= External Analog Input			
		01= Internal Bandgap voltage			
[9:8]	PRESEL[1:0]	10 = Internal temperature sensor			
[]		11= Reserved			
		Note:			
		When software select the band-gap voltage as the analog input source of ADC channel 7, ADC clock rate needs to be limited to lower than 300 KHz.			
		Analog Input Channel 7 Enable			
[7]	CHEN7	1 = Enable			
		0 = Disable			
		Analog Input Channel 6 Enable			
[6]	CHEN6	1 = Enable			
		0 = Disable			
		Analog Input Channel 5 Enable			
[5]	CHEN5	1 = Enable			
		0 = Disable			
[4]	CHEN4	Analog Input Channel 4 Enable			
[4]		1 = Enable			

		0 = Disable
[3]	CHEN3	Analog Input Channel 3 Enable 1 = Enable 0 = Disable
[2]	CHEN2	Analog Input Channel 2 Enable 1 = Enable 0 = Disable
[1]	CHEN1	Analog Input Channel 1 Enable 1 = Enable 0 = Disable
[0]	CHENO	Analog Input Channel 0 Enable 1 = Enable 0 = Disable

Publication Release Date: Sep.20, 2012 Revision V1.0

A/D Compare Register 0/1 (ADCMPR0/1)

Register	Offset	R/W	Description	Reset Value
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved				CMPD[11:8]			
23	22	21	20	19	18	17	16	
			CMPI	D[7:0]		$\mathbf{\nabla}$		
15	14	13	12	11	10	9	8	
	Reserved				СМРМ	ATCNT		
7	6	5	4	3	2	1	0	
Rese	rved CMPCH				CMPCOND	CMPIE	CMPEN	

Bits	Descriptions			
[31:28]	Reserved	- X Y		
		Comparison Data		
		The 12 bits data is used to compare with conversion result of specified channel.		
[27:16]	CMPD	When DMOF bit is set to 0, ADC comparator compares CMPD with conversion result with unsigned format. CMPD should be filled in unsigned format.		
		When DMOF bit is set to 1, ADC comparator compares CMPD with conversion result with 2'complement format. CMPD should be filled in 2'complement format.		
[15:12]	Reserved	-		
		Compare Match Count		
[11:8] CMPMATCNT	CMPMATCNT	When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.		
		Compare Channel Selection		
		000 = Channel 0 conversion result is selected to be compared.		
[5:3]	СМРСН	001 = Channel 1 conversion result is selected to be compared.		
[5.3]	CWFCH	010 = Channel 2 conversion result is selected to be compared.		
		011 = Channel 3 conversion result is selected to be compared.		
		100 = Channel 4 conversion result is selected to be compared.		

nuvoton

		101 = Channel 5 conversion result is selected to be compared.
		110 = Channel 6 conversion result is selected to be compared.
		111 = Channel 7 conversion result is selected to be compared.
		Compare Condition
		1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one.
[2]	CMPCOND	0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one.
		Note: When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
		Compare Interrupt Enable
		1 = Enable compare function interrupt.
[1]	CMPIE	0 = Disable compare function interrupt.
		If the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPFx bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated.
		Compare Enable
		1 = Enable compare function.
[0]	CMPEN	0 = Disable compare function.
		Set this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register.

A/D Status Register (ADSR)


Register	Offset	R/W	Description	Reset Value
ADSR	ADC_BA+0x30	R/W	ADC Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			OVEF	RRUN			•
15	14	13	12	11	10	9	8
			VA	LID		Y	•
7	6	5	4	3	2	1	0
Reserved		CHANNEL		BUSY	CMPF1	CMPF0	ADF

Bits	Descriptions	
[31:24]	Reserved	-
		Over Run flag (Read Only)
[23:16]	OVERRUN	It is a mirror to OVERRUN bit in ADDRx
		When ADC in Burst Mode, and the FIFO is overrun, OVERRUN[7:0] will all set to 1.
		Data Valid flag (Read Only)
[15:8]	VALID	It is a mirror of VALID bit in ADDRx
		When ADC in Burst Mode, and the FIFO is valid, VALID[7:0] will all set to 1.
[7]	Reserved	-
		Current Conversion Channel
[6:4]	CHANNEL	This filed reflects current conversion channel when BUSY=1. When BUSY=0, it shows the number of the next converted channel.
		It is read only.
		BUSY/IDLE
		1 = A/D converter is busy at conversion.
[3]	BUSY	0 = A/D converter is in idle state.
		This bit is mirror of as ADST bit in ADCR.
		It is read only.
[2]	CMPF1	Compare Flag
I-1		When the selected channel A/D conversion result meets setting condition in

nuvoton

		ADCMPR1 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR1 setting
		0 = Conversion result in ADDR does not meet ADCMPR1 setting
		Compare Flag
[1]	CMPF0	When the selected channel A/D conversion result meets setting condition in ADCMPR0 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR0setting
		0 = Conversion result in ADDR does not meet ADCMPR0 setting
		A/D Conversion End Flag
		A status flag that indicates the end of A/D conversion.
		ADF is set to 1 at these three conditions:
[0]	ADF	1. When A/D conversion ends in single mode
		2. When A/D conversion ends on all specified channels in scan mode.
		3. When more than 4 samples in FIFO in Burst mode.
		This flag can be cleared by writing 1 to self.



5.12 Analog Comparator (ACMP)

5.12.1 Overview

NuMicro M0517LBN contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output is a zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in Figure 5.12.3-1.

5.12.2 Features

- Analog input voltage range: 0~5.0V
- Hysteresis function supported
- Two analog comparators with optional internal reference voltage input at negative end
- One interrupt vector for both comparators

5.12.3 Block Diagram






Figure 5.12.3-1 Analog Comparator Block Diagram

5.12.4 Functional Description

5.12.4.1 Interrupt Sources

The comparator generates an output CO1 (CO2) in CMPSR register which is sampled by PCLK. If CMP0IE (CMP1IE) bit in CMP0CR (CMP1CR) is set then a state change on the comparator output CO0 (CO1) will cause comparator flag CMPF0 (CMPF1) is set and the comparator interrupt is requested. Software can write a zero to CMP0 and CMPF1 to stop interrupt request.





5.12.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
CMP_BA = 0x400D_0000				
CMP0CR	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000
CMP1CR	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000
CMPSR	CMP_BA+0x08	R/W	Comparator Status Register	0x0000_0000

Publication Release Date: Sep.20, 2012 Revision V1.0

5.12.6 Register Description

CMP0 Control Register (CMP0CR)

Register	Offset	R/W	Description	Reset Value
CMP0CR	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved		•	
7	6	5	4	3	2	1	0
	Reserved		CMP0CN	Reserved	CMP0_HYSE N	CMPOIE	CMPOEN

Bits	Descriptions				
[31:5]	Reserved	Reserved			
[4]	CMPOCN	Comparator0 negative input select 1 = The internal comparator reference voltage is selected as the negative comparator input 0 = The comparator reference pin CPN0 is selected as the negative comparator input			
[3]	Reserved	Reserved			
[2]	CMP0_HYSEN	 Comparator0 Hysteresis Enable 1 = Enable CMP0 Hysteresis function at comparator 0 that the typical range is 20mV. 0 = Disable CMP0 Hysteresis function (Default). 			
[1]	CMPOIE	Comparator0 Interrupt Enable 1 = Enable CMP0 interrupt function 0 = Disable CMP0 interrupt function Interrupt is generated if CMP0IE bit is set to 1 after CMP0 conversion finished.			
[0]	CMPOEN	Comparator0 Enable 1 = Enable 0 = Disable Comparator output need wait 10 us stable time after CMP0EN is set.			

CMP1 Control Register (CMP1CR)

Register	Offset	R/W	Description	Reset Value
CMP1CR	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	Reserved		CN1	Reserved	CMP1_HYSE N	CMP1IE	CMP1EN	

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	CN1	Comparator1 negative input select 1 = The internal comparator reference voltage is selected as the negative comparator input 0 = The comparator reference pin CPN1 is selected as the negative comparator input
[3]	Reserved	Reserved
[2]	CMP1_HYSEN	Comparator1 Hysteresis Enable 1 = Enable comparator1 Hysteresis function; the typical range is 20mV 0 = Disable comparator1 Hysteresis function (Default)
[1]	CMP1IE	Comparator1 Interrupt Enable1 = Enable comparator1 interrupt function0 = Disable comparator1 interrupt functionInterrupt is generated if CMP1IE bit is set to 1 after CMP1 conversion finished.
[0]	CMP1EN	Comparator1 Enable1 = Enable Comparator10 = Disable Comparator1Comparator output need wait 10 us stable time after CMP1EN is set.

CMP Status Register (CMPSR)

Register	Offset	R/W	Description	Reset Value
CMPSR	CMP_BA+0x08	R/W	Comparator Channel Selection Enable Register	undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Rese	erved		CO1	CO0	CMPF1	CMPF0
<u></u>							

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	CO1	Comparator1 Output Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP1EN = 0).
[2]	C00	Comparator0 Output Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP0EN = 0).
[1]	CMPF1	Comparator1 Flag This bit is set by hardware whenever the comparator1 output changes state. This will cause an interrupt if CMP1IE set. Write 1 to clear this bit to zero.
[0]	СМРГО	Comparator0 Flag This bit is set by hardware whenever the comparator0 output changes state. This will cause an interrupt if CMP0IE set. Write 1 to clear this bit to zero.

5.13 External Bus Interface (EBI)

5.13.1 Overview

NuMicro M0517LBN equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

5.13.2 Features

External Bus Interface has the following functions:

- 1. External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
- 2. Variable external bus base clock (MCLK) supported
- 3. 8 bit or 16 bit data width supported
- 4. Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
- 5. Address bus and data bus multiplex mode supported to save the address pins
- 6. Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)

ηυνοΤοη

5.13.3 EBI Block Diagram




Figure 5.13.3-1 EBI Block Diagram

5.13.4 Operation Procedure

5.13.4.1 EBI Area and Address Hit

NuMicro M0517LBN EBI mapping address is located at 0x6000_0000 ~ 0x6001_FFFF and the total memory space is 128Kbyte. When system request address hit EBI's memory space, the corresponding EBI chip select signal is assert and EBI state machine operates.

For an 8-bit device (64Kbyte), EBI mapped this 64Kbyte device to 0x6000_0000 ~ 0x6000_FFFF and 0x6001_0000 ~ 0x6001_FFFF simultaneously.

5.13.4.2 EBI Data Width Connection

NuMicro M0517LBN EBI support device whose address bus and data bus are multiplexed. For the external device with separated address and data bus, the connection to device needs additional logic to latch the address. In this case, pin ALE is connected to the latch device such as 74HC373. Pin AD is the input of the latch device, and the output of the latch device is connected to the address of external device. For 16-bit device, the AD [15:0] shared by address and 16-bit data. For 8-bit device, only AD [7:0] shared by address and 8-bit data, AD [15:8] is dedicated for address and could be connected to 8-bit device directly.

For 8-bit data width, NuMicro M0517LBN system address bit [15:0] is used as the device's address [15:0]. For 16-bit data width, NuMicro M0517LBN system address bit [16:1] is used as the device's address [15:0] and NuMicro M0517LBN system address bit [0] is useless.

EBI bit width	System addre	ess (AHBADR)	EBI address (AD)
8 bit	AHBAI	DR[15:0]	AD[15:0]
16 bit	AHBAI	DR[16:1]	AD[15:0]
Externa	I Bus Interface	Address latch device	64K x 16-bit SRAM
		AD[15:0] D Q	Addr[15:0]
	ALE nCS	En	nCS
	nRE		nOE
	nWE		nWE
	AD[15:0]	•	Data[15:0]

Figure 5.13.4-1 Connection of 16-bit EBI Data Width with 16-bit Device

nuvoton




Figure 5.13.4-2 Connection of 8-bit EBI Data Width with 8-bit Device

When system access data width is larger than EBI data width, EBI controller will finish a system access command by operating EBI access more than once. For example, if system requests a 32-bit data through EBI device, EBI controller will operate accessing four times when setting EBI data width with 8-bit.

5.13.4.3 EBI Operating Control

MCLK Control

In NuMicro M0517LBN, all EBI signals will be synchronized by MCLK when EBI is operating. When NuMicro M0517LBN connects to the external device with slower operating frequency, the MCLK can divide most to HCLK/32 by setting MCLKDIV of register EBICON. Therefore, NuMicro M0517LBN can suitable for a wide frequency range of EBI device. If MCLK is set to HCLK/1, EBI signals are synchronized by positive edge of MCLK, else by negative edge of MCLK.

Operation and Access Timing Control

In the start of access, chip select (nCS) asserts to low and wait one MCLK for address setup time (tASU) for address stable. Then ALE asserts to high after address is stable and keeps for a period of time (tALE) for address latch. After latch address, ALE asserts to low and wait one MCLK for latch hold time (tLHD) and another one MCLK cycle (tA2D) that is inserted behind address hold time to be the bus turn-around time for address change to data. Then nRD asserts to low when read access or nWR asserts to low when write access. Then nRD or nWR asserts to high after keeps access time (tACC) for reading output stable or writing finish. After that, EBI signals keep for data access hold time (tAHD) and chip select asserts to high, address is released by current access control.

nuvoton

NuMicro M0517LBN provide a flexible EBI timing control for different external device. In NuMicro M0517LBN EBI timing control, tASU, tLHD and tA2D are fixed to 1 MCLK cycle, tAHD can modulate to 1~8 MCLK cycles by setting ExttAHD of register EXTIME, tACC can modulate to 1~32 MCLK cycles by setting ExttACC of register EXTIME, and tALE can modulate to 1~8 MCLK cycles by setting tALE of register EBICON.

Parameter	Value	Unit	Description
tASU	1	MCLK	Address Latch Setup Time.
tALE	1 ~ 8	MCLK	ALE High Period. Controlled by ExttALE of EBICON.
tLHD	1	MCLK	Address Latch Hold Time.
tA2D	1	MCLK	Address To Data Delay (Bus Turn-Around Time).
tACC	1 ~ 32	MCLK	Data Access Time. Controlled by ExttACC of EXTIME.
tAHD	1 ~ 8	MCLK	Data Access Hold Time. Controlled by ExttAHD of EXTIME.
IDLE	0 ~ 15	MCLK	Idle Cycle. Controlled by ExtIR2R and ExtIW2X of EXTIME.

Publication Release Date: Sep.20, 2012 Revision V1.0




Figure 5.13.4-3 Timing Control Waveform for 16bit Data Width

Above timing waveform is an example of setting 16bit data width. In this example, AD bus is used for being address[15:0] and data[15:0]. When ALE assert to high, AD is address output. After address is latched, ALE asserts to low and the AD bus change to high impedance to wait device output data in read access operation, or it is used for being write data output.




Figure 5.13.4-4 Timing Control Waveform for 8bit Data Width

Above timing waveform is an example of setting 8bit data width. The difference between 8bit and 16bit data width is AD[15:8]. In 8bit data width setting, AD[15:8] always be Address[15:8] output so that external latch need only 8 bit width.

Insert Idle Cycle

When EBI accessing continuously, there may occur bus conflict if the device access time is much

- 342 -

Publication Release Date: Sep.20, 2012 Revision V1.0

slow with system operating. NuMicro M0517LBN supply additional idle cycle to solve this problem. During idle cycle, all control signals of EBI are inactive. The Figure 5.13.4-5 shows the idle cycle waveform.




Figure 5.13.4-5 Timing Control Waveform for Insert Idle Cycle

There are two conditions that EBI can insert idle cycle by timing control:

- 1. After write access
- 2. After read access and before next read access

By setting ExtIW2X and ExtIR2R of register EXTIME, the time of idle cycle can be specified from 0~15 MCLK.

5.13.5 EBI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
EBI_CTL_BA	= 0x5001_0000			
EBICON	EBI_CTL_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000
EXTIME	EBI_CTL_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

Publication Release Date: Sep.20, 2012 Revision V1.0

5.13.6 EBI Controller Registers Description

External Bus Interface CONTROL REGISTER (EBICON)

Register	Offset	R/W	Description	Reset Value
EBICON	EBI_CTL_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
		Reversed	ExttALE					
15	14	13	12	11	10	9	8	
		Reversed				MCLKDIV		
7	6	5	4	3	2	1	0	
	Reversed					ExtBW16	ExtEN	

tALE = (ExttALE+1)*MCLK [15:11] Reserved External Output Clock Divider The frequency of EBI output clock is controlled by MCLKDIV. MCLKDIV Output clock (MCLK) 000 HCLK/1 001 HCLK/2	Bits	Descriptions							
[18:16]ExttALEThe ALE width (tALE) to latch the address can be controlled by ExttALE. tALE = (ExttALE+1)*MCLK[15:11]Reserved[15:11]ReservedExternal Output Clock Divider The frequency of EBI output clock is controlled by MCLKDIV. $MCLKDIV$ Output clock (MCLK)000HCLK/1001HCLK/2010HCLK/4011HCLK/8100HCLK/16101HCLK/32	[31:19]	Reserved	Reserved	Reserved					
MCLKDIV MCLKDIV MCLK/1 000 HCLK/2 010 HCLK/4 011 HCLK/8 100 HCLK/16 101 HCLK/32	[18:16]	ExttALE	The ALE width	The ALE width (tALE) to latch the address can be controlled by ExttALE.					
MCLKDIV Output clock is controlled by MCLKDIV. [10:8] MCLKDIV 000 HCLK/1 001 HCLK/2 010 HCLK/4 011 HCLK/8 100 HCLK/16 101 HCLK/32	[15:11]	Reserved	Reserved						
	[10:8]	MCLKDIV	The frequency MCLKDIV 000 001 010 011 100	of EBI output clock is controlle Output clock (MCLK) HCLK/1 HCLK/2 HCLK/4 HCLK/8 HCLK/16	ed by MCLKDIV.				
[7:2] Reserved Reserved				Reserved					

nuvoton

		EBI data width 16 bit
[4]		This bit defines if the data bus is 8-bit or 16-bit.
[1]	ExtBW16	0 = EBI data width is 8 bit
		1 = EBI data width is 16 bit
		EBI Enable
[0]	ExtEN	This bit is the functional enable bit for EBI.
[0]		0 = EBI function is disabled
		1 = EBI function is enabled

External Bus Interface Timing CONTROL REGISTER (EXTIME)

Register	Offset	R/W	Description	Reset Value
EXTIME	EBI_CTL_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	Rese	erved		ExtIR2R			
23	22	21	20	19	18	17	16
			Reve	ersed			
15	14	13	12	11	10	9	8
	Extl	W2X		Reversed		ExttAHD	
7	6	5	4	3	2	1	0
		ExttACC				Reversed	

Bits	Descriptions	
[31:28]	Reserved	Reserved
		Idle State Cycle Between Read-Read
[27:24]	ExtIR2R	When read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero.
		Idle state cycle = (ExtIR2R*MCLK)
[23:16]	Reserved	Reserved
	A	Idle State Cycle After Write
[15:12]	ExtlW2X	When write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero.
		Idle state cycle = (ExtIW2X*MCLK)
[11]	Reserved	Reserved
		EBI Data Access Hold Time
[10:8]	ExttAHD	ExttAHD define data access hold time (tAHD).
		tAHD = (ExttAHD +1) * MCLK
		EBI Data Access Time
[7:3]	ExttACC	ExttACC define data access time (tACC).
		tACC = (ExttACC +1) * MCLK
[2:0]	Reserved	Reserved

5.14 Flash Memory Controller (FMC)

5.14.1 Overview

NuMicro M0517LBN equips with 64K bytes on chip embedded Flash EEPROM for application program memory (APROM) that can be updated through ISP/IAP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro M0517LBN also provide additional 4K bytes DATA Flash for user to store some application depended data before chip power off in 64K bytes APROM model.

5.14.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 64KB application program memory (APROM)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Fixed 4KB data flash with 512 bytes page erase unit
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM

5.14.3 Block Diagram

The flash memory controller consist of AHB slave interface, ISP control logic, writer interface and flash macro interface timing control logic. The block diagram of flash memory controller is shown in the Figure 5.14.3-1.




Figure 5.14.3-1 Flash Memory Control Block Diagram


5.14.4 FMC Memory Organization

The NuMicro M0517LBN flash memory consists of Program memory (64KB), data flash, ISP loader program memory, user configuration. User configuration block provides several bytes to control system logic, like flash security lock, boot select, Brown-Out voltage level..., and so on. It works like a fuse for power on setting. It is loaded from flash memory to its corresponding control registers during chip power on. User can set these bits according to application request by writer before chip is mounted on PCB. The data flash of M0517LBN, size is 4KB and start address is fixed at 0x0001_F000.

Block Name	Size	Start Address	End Address
AP-ROM	64KB	0x0000_0000	0x0000_FFFF
Data Flash	4KB	0x0001_F000	0x0001_FFFF
LD-ROM	4KB	0x0010_0000	0x0010_0FFF

Table 5.14-1 Memory Address Map

The Flash memory organization is shown as below:



- 351 -

5.14.5 Boot Selection

NuMicro M0517LBN provides in system programming (ISP) feature to enable user to update program memory when chip is mounted on PCB. A dedicated 4KB program memory is used to store ISP firmware. Users can select to start program fetch from APROM or LDROM by (CBS) in Config0.

3	31	7	0
CONFIG0		C B S	
ISPCON			B S
	BS power on ir	nitialization	

Figure 5.14.5-1 Boot Select (BS) for power-on action

5.14.6 Data Flash

NuMicro M0517LBN provides data flash for user to store data. It is read/write thru ISP procedure. The erase unit is 512 bytes. When a word will be changed, all 128 words need to be copied to another page or SRAM in advance. For M0517LBN 64KB flash memory device, data flash size is 4KB and start address is fixed at 0x0001_F000.




Figure 5.14.6-1 Flash Memory Structure

5.14.7 In System Program (ISP)

The program memory and data flash supports both in hardware programming and in system programming (ISP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter into the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. ISP method makes it easy and possible. NuMicro M0517LBN supports ISP mode allowing a device to be reprogrammed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.


ISP is performed without removing the microcontroller from the system. Various interfaces enable LDROM firmware to get new program code easily. The most common method to perform ISP is via UART along with the firmware in LDROM. General speaking, PC transfers the new APROM code through serial port. Then LDROM firmware receives it and re-programs into APROM through ISP commands. Nuvoton provides ISP firmware and PC application program for NuMicro M0517LBN. It makes users quite easy perform ISP through Nuvoton ISP tool.

5.14.7.1 ISP Procedure

NuMicro M0517LBN supports boot from APROM or LDROM initially defined by user configuration bit (CBS). If user wants to update application program in APROM, he can write BS=1 and starts software reset to make chip boot from LDROM. The first step to start ISP function is write ISPEN bit to 1. S/W is required to write REGWRPROT register in Global Control Register (GCR, 0x5000_0100) with 0x59, 0x16 and 0x88 before writing ISPCON register. This procedure is used to protect flash memory from destroying owning to unintended write during power on/off duration.

Several error conditions are checked after s/w writes ISPGO bit. If error condition occurs, ISP operation is not been started and ISP fail flag will be set instead of. ISPFF flag is cleared by s/w, it will not be over written in next ISP operation. The next ISP procedure can be started even ISPFF bit keeps at 1. It is recommended that software to check ISPFF bit and clear it after each ISP operation if it is set to 1.

When ISPGO bit is set, CPU will wait for ISP operation finish, during this period; peripheral still keeps working as usual. If any interrupt request occur, CPU will not service it till ISP operation finish.





Publication Release Date: Sep.20, 2012 Revision V1.0

nuvoton

Note that NuMicro M0517LBN allows user to update CONFIG value by ISP, but for application program code security issue, software is required to erase APROM by page erase before erase CONFIG. Otherwise, erase CONFIG will not be allowed.




Figure 5.14.7-2 ISP Software Programming Flow

		ISPCMD			ISP	ADR	ISPDAT
ISP Mode	FOEN	FCEN	FCTRL[3:0]	A21	A20	A[19:0]	D[31:0]
Read Company ID	0	0	1011	x	x	x	Data out D[31:0] = 0x0000_00DA
Read Unique ID	0	0	0100	x	x	Address in A[19:0] = 0x00000 0x00004 0x00008	Data out D[31:0] = Unique ID
FLASH Page Erase	1	0	0010	0	A20 ^{#1}	Address in A[19:0]	x
FLASH Program	1	0	0001	0	A20 ^{#1}	Address in A[19:0]	Data in D[31:0]
FLASH Read	0	0	0000	0	A20 ^{#1}	Address in A[19:0]	Data out D[31:0]
CONFIG Page Erase	1	0	0010	1	1	Address in A[19:0]	x
CONFIG Program	1	0	0001	1	1	Address in A[19:0]	Data in D[31:0]
CONFIG Read	0	0	0000	1	1	Address in A[19:0]	Data out D[31:0]

Table 5.14-2 ISP Mode

Note1: A20=0 for APROM and DATA, A20=1, for LDROM

5.14.8 FMC Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
FMC_BA =	0x5000_C000			
ISPCON	FMC_BA+0x000	R/W	ISP Control Register	0x0000_0000
ISPADR	FMC_BA+0x004	R/W	ISP Address Register	0x0000_0000
ISPDAT	FMC_BA+0x008	R/W	ISP Data Register	0x0000_0000
ISPCMD	FMC_BA+0x00C	R/W	ISP Command Register	0x0000_0000
ISPTRG	FMC_BA+0x010	R/W	ISP Trigger Register	0x0000_0000
DFBADR	FMC_BA+0x014	R	Data Flash Start Address	0x0000_0000 0x0001_F000
FATCON	FMC_BA+0x018	R/W	Flash Access Time Control Register	0x0000_0000

5.14.9 FMC Controller Registers Description

ISP Control Register (ISPCON)

Register	Offset	R/W	Description	Reset Value
ISPCON	FMC_BA+0x00	R/W	ISP Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
Reserved	ISPFF	LDUEN	CFGUEN	APUEN	Reserved	BS	ISPEN	

Bits	Descriptions	
[31:7]	Reserved	Reserved
[6]	ISPFF	 ISP Fail Flag (write-protected) This bit is set by hardware when a triggered ISP meets any of the following conditions: (1) APROM writes to itself if APUEN is set to 0 (2) LDROM writes to itself. (3) Destination address is illegal, such as over an available range. Note: Write 1 to clear this bit to zero.
[5]	LDUEN	LDROM Update Enable (write-protected) LDROM update enable bit. 1 = LDROM can be updated when the MCU runs in APROM. 0 = LDROM cannot be updated
[4]	CFGUEN	 Config Update Enable (write-protected) Writing this bit to 1 enables s/w to update Config value by ISP procedure regardless of program code is running in APROM or LDROM. 1 = Config update enable 0 = Config update disable
[3]	APUEN	APROM Update Enable (write-protected)

Publication Release Date: Sep.20, 2012

Revision V1.0

		1 = APROM can be updated when the chip runs in APROM0 = APROM can not be updated when the chip runs in APROM
[2]	Reserved	Reserved
[1]	BS	 Boot Select (write-protected) Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as MCU booting status flag, which can be used to check where MCU booted from. This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset. 1 = boot from LDROM 0 = boot from APROM
[0]	ISPEN	ISP Enable (write-protected) ISP function enable bit. Set this bit to enable ISP function. 1 = Enable ISP function 0 = Disable ISP function

ISP Address (ISPADR)

Register	Offset	R/W	Description	Reset Value
ISPADR	FMC_BA+0x04	R/W	ISP Address Register	0x0000_0000

31	30	29	28	27	26	25	24
ISPADR[31:24]							
23	22	21	20	19	18	17	16
ISPADR[23:16]							
15	14	13	12	11	10	9	8
ISPADR[15:8]							
7	6	5	4	3	2	1	0
ISPADR[7:0]							

Bits	Descriptions	
[31:0]	ISPADR	ISP Address NuMicro M0517LBN equips with a 16k x 32 embedded flash, it supports word program only. ISPADR[1:0] must be kept 2'b00 for ISP operation.

Publication Release Date: Sep.20, 2012 Revision V1.0

ISP Data Register (ISPDAT)

Register	Offset	R/W	Description	Reset Value
ISPDAT	FMC_BA+0x08	R/W	ISP Data Register	0x0000_0000

31	30	29	28	27	26	25	24		
	ISPDAT[31:24]								
23	22	21	20	19	18	17	16		
	ISPDAT [23:16]								
15	14	13	12	11	10	9	8		
	ISPDAT [15:8]								
7	6	5	4	3	2	1	0		
	ISPDAT [7:0]								

Bits	Descriptions	
		ISP Data
[31:0]	ISPDAT	Write data to this register before ISP program operation
		Read data from this register after ISP read operation

Publication Release Date: Sep.20, 2012 Revision V1.0

ISP Command (ISPCMD)

Register	Offset	R/W	Description	Reset Value
ISPCMD	FMC_BA+ 0x0C	R/W	ISP Command Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
Res	erved	FOEN	FCEN	FCTRL3	FCTRL2	FCTRL1	FCTRL0	
					Y			

Bits	Descriptions							
[31:6]	Reserved	Reserved	\sum					
		ISP Command ISP command table is s	shown below	FCEN		FOTR	L[3:0]	
[5:0]	FOEN, FCEN, FCTRL	Read	0	0	0	0	0	0
		Read UID	0	0	0	1	0	0
		Program	1	0	0	0	0	1
	\sim	Page Erase	1	0	0	0	1	0

ISP Trigger Control Register (ISPTRG)

Register	Offset	R/W	Description	Reset Value
ISPTRG	FMC_BA+ 0x10	R/W	ISP Trigger Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
			Reserved				ISPGO		

Bits	Descriptions	
[31:1]	Reserved	Reserved
[0]	ISPGO	 ISP start trigger(write-protected) Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finish. 1 = ISP is on going 0 = ISP done

Data Flash Base Address Register (DFBADR)

Register	Address	R/W/C	Description	Reset Value
DFBADR	FMC_BA+0x14	R	Data flash Base Address	0x0001_F000

31	30	29	28	27	26	25	24			
	DFBADR[31:23]									
23	22	21	20	19	18	17	16			
	DFBADR[23:16]									
15	14	13	12	11	10	9	8			
			DFBAD	R[15:8]	XY	Y				
7	6	5	4	3	2	1	0			
	DFBADR[7:0]									

Bits	Descriptions	
[31:0]	DFBADR	Data Flash Base Address This register indicates data flash start address. It is a read only register. For 64KB flash memory device, the data flash size is 4KB and it start address is fixed at 0x0001_F000 by hardware internally.

Flash Access Time Control Register (FATCON)

Register	Offset	R/W	Description	Reset Value
FATCON	FMC_BA + 0x18	R/W	Flash Access Time Control Register	0x0000_0080

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
	Reserved LFOM Reserved									

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	Reserved	Always keep 0.
[6:5]	Reserved	Reserved
[4]	LFOM	Low Frequency Optimization Mode (write-protected) When chip operation frequency is lower than 25 MHz, chip can work more efficiently by setting this bit to 1 1 = Enable low frequency optimization mode 0 = Disable low frequency optimization mode
[0]	Reserved	Reserved

6 USER CONFIGURATION


CONFIG (Address = 0x0030_0000)

31	30	29	28	27	26	25	24
	Reserved		CKF	Reserved		<u> </u>	
23	22	21	20	19	18	17	16
CBODEN	CBOV1	CBOV0	CBORST	Reserved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
CBS			Reserved			LOCK	Reserved

Bits	Descriptions	;								
[31:29]	Reserved	Reserved for furt	Reserved for further used							
[28]	СКГ	0 = Disable XT1 c	XT1 Clock Filter Enable 0 = Disable XT1 clock filter 1 = Enable XT1 clock filter							
[27]	Reserved	Reserved for furth	ner used							
[26:24]	CFOSC	CPU Clock Sour FOSC[2:0] 000 111 Others	External crystal clock (4 ~ 24 MHz) Internal RC 22.1184 MHz oscillator clock							
[23]	CBODEN	reset occurs. Brown-Out Deter 0= Enable Brown	ctor Enable -Out detect after po		stem register after any					
		1= Disable Brown Brown-Out Volta	-Out detect after p	ower on						
	CBOV1-0	CBOV1	CBOV0	Brown-Out voltage						
[22:21]		1								
		1								
		0	1	2.7V						

		0	0	2.2V	
		Brown-Out Rese	t Enable		
[20]	CBORST	0 = Enable Brown	-Out reset after po	wer on	
		1 = Disable Brown	n-Out reset after po	ower on	
[19:8]	Reserved	Reserved for furth	ner used		
		Chip Boot Select	tion		
[7]	CBS	0 = Chip boot from	n LDROM		
		1 = Chip boot from	n APROM		
[6:2]	Reserved	Reserved for furth	ner used		
		Security Lock			
		0 = Flash data is I	ocked		Y
[1]	LOCK	1 = Flash data is i	not locked.		
		by writer and ICP	thru serial debug	vice ID, unique ID, Config0 interface. Others data is loc of LOCK bit value.	
[0]	Reserved	Reserved			

7



TYPICAL APPLICATION CIRCUIT

8 ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	$V_{DD} - V_{SS}$	-0.3	+7.0	V
Input Voltage	VIN	V _{SS} -0.3	V _{DD} +0.3	V
Oscillator Frequency	1/t _{CLCL}	4	24	MHz
Operating Temperature	ТА	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V_{DD}		-	120	mA
Maximum Current out of V_{SS}			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins		\bigcirc	100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.

8.2 DC Electrical Characteristics

(V_{DD} -V_{SS}=2.5~5.5V, TA = 25°C, F_{OSC} = 50 MHz unless otherwise specified.)

DADAMETED	SYM.		SPECIF	ICATION		TEST CONDITIONS		
PARAMETER	5 f M.	MIN.	TYP.	MAX.	UNIT			
Operation voltage	V_{DD}	2.5		5.5	V	V_{DD} =2.5V \sim 5.5V up to 50 MHz		
LDO Output Voltage	V_{LDO}	1.7	1.8	1.9	V	$V_{DD} \ge 2.5 V$		
Band Gap Analog Input	V_{BG}	-5%	1.20	+5%	V	V _{DD} =2.5V ~ 5.5V		
Analog Operating Voltage	AV_{DD}	0		V _{DD}	V			
Analog Reference Voltage	Vref	0		AV_{DD}	V			
	IDD1		20.6		mA	$V_{DD} = 5.5V@50MHz$, enable all IP and PLL, XTAL=12MHz		
Operating Current Normal Run Mode	IDD2		14.4		mA	V_{DD} =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz		
@ 50 MHz	IDD3		18.9		mA	V _{DD} = 3.3V@50MHz, enable all IP and PLL, XTAL=12MHz		
	IDD4		12.8		mA	V _{DD} = 3.3V@50MHz, disable all IP and enable PLL, XTAL=12MHz		
	IDD5		6.2		mA	$V_{DD} = 5.5V@22MHz$, enable all IP and IRC22M, disable PLL		
Operating Current Normal Run Mode	IDD6		3.4		mA	V_{DD} =5.5V@22MHz, disable all IP and enable IRC22M, disable PLL		
@ 22Mhz	IDD7		6.1		mA	V_{DD} = 3.3V@22MHz, enable all IP and IRC22M, disable PLL		
	IDD8		3.4		mA	V_{DD} = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL		
	IDD9		5.3		mA	$V_{DD} = 5.5V@12MHz$, enable all IP and disable PLL, XTAL=12MHz		
Operating Current	IDD10		3.7		mA	V _{DD} = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz		
Normal Run Mode @ 12Mhz	IDD11		4.0		mA	V _{DD} = 3.3V@12MHz, enable all IP and disable PLL, XTAL=12MHz		
	IDD12		2.3		mA	$V_{DD} = 3.3V@12MHz$, disable all IP and disable PLL, XTAL=12MHz		

Publication Release Date: Sep.20, 2012 Revision V1.0

	IDD13	3.4	mA	V _{DD} = 5.5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
Operating Current Normal Run Mode	IDD14	2.6	mA	$V_{DD} = 5.5V@4MHz$, disable all IP and disable PLL, XTAL=4MHz
@ 4 MHz	IDD15	2.0	mA	$V_{DD} = 3.3V@4MHz$, enable all IP and disable PLL, XTAL=4MHz
	IDD16	1.3	mA	$V_{DD} = 3.3V@4MHz$, disable all IP and disable PLL, XTAL=4MHz
	IDD17	98.7	uA	$V_{DD} = 5.5V@10KHz$, enable all IP and IRC10K, disable PLL
Operating Current Normal Run Mode	IDD18	97.4	uA	$V_{DD} = 5.5V@10KHz$, disable all IP and enable IRC10K, disable PLL
@10Khz	IDD19	86.4	uA	V _{DD} = 3.3V@10KHz, enable all IP and IRC10K, disable PLL
	IDD20	85.2	uA	V _{DD} = 3.3V@10KHz, disable all IP and enable IRC10K, disable PLL
	IIDLE1	16.2	mA	V_{DD} = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz
Operating Current	IIDLE2	10.0	mA	V _{DD} =5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Idle Mode @ 50 MHz	IIDLE3	14.6	mA	V_{DD} = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	IIDLE4	8.5	mA	V _{DD} = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
. (IIDLE5	4.3	mA	$V_{DD} = 5.5V@22MHz$, enable all IP and IRC22M, disable PLL
Operating Current	IIDLE6	1.5	mA	V _{DD} =5.5V@22MHz, disable all IP and enable IRC22M, disable PLL
@ 22Mhz	IIDLE7	4.2	mA	V _{DD} = 3.3V@22MHz, enable all IP and IRC22M, disable PLL
	IIDLE8	1.4	mA	V_{DD} = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL
Operating Current Idle Mode	IIDLE9	4.3	mA	$V_{DD} = 5.5V@12MHz$, enable all IP and disable PLL, XTAL=12MHz
@ 12 MHz	IIDLE10	2.6	mA	$V_{DD} = 5.5V@12MHz$, disable all IP and disable PLL, XTAL=12MHz

	IIDLE11		2.9		mA	V _{DD} = 3.3V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	IIDLE12		1.3		mA	$V_{DD} = 3.3V@12MHz$, disable all IP and disable PLL, XTAL=12MHz
	IIDLE13		3.0		mA	$V_{DD} = 5.5V@4MHz$, enable all IP and disable PLL, XTAL=4MHz
Operating Current	IIDLE14		2.3		mA	$V_{DD} = 5.5V@4MHz$, disable all IP and disable PLL, XTAL=4MHz
@ 4 MHz	IIDLE15		1.7		mA	$V_{DD} = 3.3V@4MHz$, enable all IP and disable PLL, XTAL=4MHz
	IIDLE16		1.0		mA	$V_{DD} = 3.3V@4MHz$, disable all IP and disable PLL, XTAL=4MHz
	IIDLE17		97.8		uA	$V_{DD} = 5.5V@10KHz$, enable all IP and IRC10K, disable PLL
Operating Current	IIDLE18		96.5		uA	V _{DD} = 5.5V@10KHz, disable all IP and enable IRC10K, disable PLL
ldle Mode @10Khz	IIDLE19		85.5		uA	V _{DD} = 3.3V@10KHz, enable all IP and IRC10K, disable PLL
	IIDLE20		84.4		uA	$V_{DD} = 3.3V@10KHz$, disable all IP and enable IRC10K, disable PLL
Standby Current	IPWD1		10		μA	V_{DD} = 5.5V, No load @ Disable BOV function
Power-down Mode (Deep Sleep Mode)	IPWD2		10		μA	V_{DD} = 3.0V, No load @ Disable BOV function
Input Current P0/1/2/3/4 (Quasi-bidirectional mode)	IIN1	-75	-	+15	μA	$V_{DD} = 5.5V$, VIN = 0V or VIN= V_{DD}
Input Leakage Current P0/1/2/3/4	ILK	-1	-	+1	μA	V_{DD} = 5.5V, 0 <vin< <math="">V_{DD}</vin<>
Input Low Voltage	\/IL 4	-0.3	-	0.8	V	$V_{DD} = 4.5V$
P0/1/2/3/4 (TTL input)	VIL1	-0.3	-	0.6	V	$V_{DD} = 2.5V$
Input High Voltage		2.0	-	V _{DD} +0.2	V	$V_{DD} = 5.5 V$
P0/1/2/3/4 (TTL input)	VIH1	1.5	-	V _{DD} +0.2	V	V _{DD} =3.0V
Input Low Voltage		0	-	0.8	V	$V_{DD} = 4.5V$
XT1[*2]	VIL3	0	-	0.4		$V_{DD} = 2.5V$
Input High Voltage XT1[*2]	VIH3	3.5	-	V _{DD} +0.2	V	$V_{DD} = 5.5V$

				.,		
		2.4	-	V _{DD} +0.2		$V_{DD} = 3.0V$
Negative going threshold (Schmitt input), /RST	VILS	-0.5	-	$0.2 V_{\text{DD}}$	V	
Positive going threshold (Schmitt input), /RST	VIHS	$0.7 \ V_{DD}$	-	V _{DD} +0.5	V	
Internal /RST pin pull up resistor	RRST	40		150	KΩ	
Negative going threshold (Schmitt input), P0/1/2/3/4	VILS	-0.5	-	$0.3 V_{DD}$	V	
Positive going threshold (Schmitt input), P0/1/2/3/4	VIHS	$0.7 V_{DD}$	-	V _{DD} +0.5	V	
Source Current	ISR11	-300	-370	-450	μA	V _{DD} = 4.5V, VS = 2.4V
P0/1/2/3/4 (Quasi- bidirectional Mode)	ISR12	-50	-70	-90	μA	V _{DD} = 2.7V, VS = 2.2V
	ISR13	-40	-60	-80	μA	V _{DD} = 2.5V, VS = 2.0V
Course Current	ISR21	-20	-24	-28	mA	$V_{DD} = 4.5V, VS = 2.4V$
Source Current P0/1/2/3/4 (Push-pull Mode)	ISR22	-4	-6	-8	mA	V _{DD} = 2.7V, VS = 2.2V
(Node)	ISR23	-3	-5	-7	mA	V _{DD} = 2.5V, VS = 2.0V
Sink Current P0/1/2/3/4	ISK11	10	16	20	mA	V _{DD} = 4.5V, VS = 0.45V
(Quasi-bidirectional and	ISK12	7	10	13	mA	$V_{DD} = 2.7V, VS = 0.45V$
Push-pull Mode)	ISK13	6	9	12	mA	$V_{DD} = 2.5V, VS = 0.45V$
Brown-Out voltage with BOV_VL [1:0] =00b	VBO2.2	2.0	2.2	2.4	V	V _{DD} =5.5V
Brown-Out voltage with BOV_VL [1:0] =01b	VBO2.7	2.5	2.7	2.9	V	V _{DD} =5.5V
Brown-Out voltage with BOV_VL [1:0] =10b	VBO3.8	3.5	3.7	3.9	V	V _{DD} =5.5V
Brown-Out voltage with BOV_VL [1:0] =11b	VBO4.5	4.1	4.3	4.5	V	V _{DD} =5.5V
Hysteresis range of BOD voltage	VBH	30	-	150	mV	V _{DD} = 2.5V~5.5V

Notes:


1. /RST pin is a Schmitt trigger input.

2. XTAL1 is a CMOS input.

3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of V_{D0}=5.5V, 5he transition current reaches its maximum value when Vin approximates to 2V.

8.3 AC Electrical Characteristics

8.3.1 External Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	t _{CHCX}	10	-	<u> </u>	nS	
Clock Low Time	t _{CLCX}	10	-		nS	
Clock Rise Time	t _{CLCH}	2	-	15	nS	
Clock Fall Time	t _{CHCL}	2	-	15	nS	

8.3.2 External Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature		-40	-	85	°C
V _{DD}	-	2.5	5	5.5	V
Operating current	12 MHz@ V _{DD} = 5V	-	1	-	mA

 \checkmark

8.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz	Opti (Depend on crys	onal tal specification)




Figure 8.3.3-1 Typical Crystal Application Circuit

8.3.4 Internal 22.1184 MHz RC Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Center Frequency	-	-	22.1184		MHz
	+25 C; V _{DD} =5V	-3	-	+3	%
Calibrated Internal Oscillator Frequency	-40°C ~ +85°C; V _{DD} =2.5V~5.5V	no gua	rantee of de	viation %	%
Operating current	V _{DD} =5V	-	500	-	uA

8.3.5 Internal 10kHz RC Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]	-	2.5	-	5.5	V
Center Frequency	-	-	10	· · ·	kHz
Online to defense of One illustration	+25 C; V _{DD} =5V	-30		+30	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; V _{DD} =2.5V~5.5V	-50		+50	%
Operating current	V _{DD} =5V		5	-	uA


Notes:

1. Internal operation voltage comes from LDO.

8.4 Analog Characteristics

8.4.1 Specification of 12-bit SARADC

SYMBOL	PARA	METER	MIN.	TYP.	MAX.	UNIT
-	Resolution		-	-	12	Bit
DNL	Differential nonlinearity erro	r	-	-1~2.0	-1~4.0	LSB
INL	Integral nonlinearity error		-	±2	±4	LSB
Eo	Offset error		-	3	-	LSB
E _G	Gain error (Transfer gain)			1	1.005	-
E _F	Full scale error		1	±2		LSB
E.	E _A Absolute error	V _{DDA} =5V		5		LSB
		V _{DDA} =3V		4		LOD
-	Monotonic					
F _{ADC}	ADC clock frequency	V _{DDA} =5V		_	16	MHz
I ADC	ADC Clock nequency	V _{DDA} =3V		-	8	
Fs	Sample rate		-	-	760	K SPS
Ts	Sampling time	$\langle \rangle'$		7		ADC clock
V_{DDA}	Supply voltage	\mathbf{X}	3	-	5.5	V
I _{DD}	Supply current (Avg.)		-	0.5	-	mA
I _{DDA}	Supply current (Avg.) @VDE	_{DA} =3.0V	-	2.5	-	mA
V _{IN}	Analog Input voltage		0	-	V _{DDA}	V



Note: The INL is the peak difference between the transition point of the steps of the calibrated transfer curve and the ideal transfer curve. A calibrated transfer curve means it has calibrated the offset and gain error from the actual transfer curve.

•		0			
RAMETER	MIN	ТҮР	МАХ	UNIT	NOTE
Input Voltage	2.5	5	5.5	V	V_{DD} input voltage
Output Voltage	-10%	1.8	+10%	V	LDO output voltage
Temperature	-40	25	85	°C	
С	-	1u	-	F	Resr=10hm

8.4.2 Specification of LDO & Power management

Note:

- 1. It is recommended a 100nF bypass capacitor is connected between V_{DD} and the closest V_{SS} pin of the device.
- 2. For ensuring power stability, a 1uF or higher capacitor must be connected between LDO pin and the closest V_{SS} pin of the device.

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	5	5.5	V
Temperature	-	-40	25	85	°C
Quiescent current	V _{DD} =5.5V	-	-	5	uA
	Temperature=25°	1.7	2.0	2.3	V
Threshold voltage	Temperature=-40°	-	2.3	-	V
	Temperature=85°	-	1.8		V
Hysteresis	-	0	0	0	V

8.4.3 Specification of Low Voltage Reset

8.4.4 Specification of Brown-Out Detector

Parameter	Condition	Min.	Тур.	Max.	Unit
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AV _{DD} =5.5V		-	140	μA
Temperature		-40	25	85	°C
	BOV_VL[1:0]=11	4.1	4.3	4.5	V
Brown-Out voltage	BOV_VL [1:0]=10	3.5	3.7	3.9	V
	BOV_VL [1:0]=01	2.5	2.7	2.9	V
	BOV_VL [1:0]=00	2.0	2.2	2.4	V
Hysteresis	J <u>-</u>	30m	-	150m	V

8.4.5 Specification of Power-On Reset (5V)

Parameter	Condition	Min.	Тур.	Max.	Unit
Temperature	-	-40	25	85	°C
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA

8.4.6 Specification of Temperature Sensor

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]		1.62	1.8	1.98	V
Temperature		-40	-	85	°C
Gain		-1.72	-1.76	-1.80	mV/°C
Offset	Temp=0 ℃	717	725	733	mV

Note[1]: Internal operation voltage comes from LDO.

8.4.7 Specification of Comparator

0.4.7 Specification of Comparator					
PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-<	-40	25	85	°C
V _{DD}		2.4	3	5.5	V
V _{DD} current		-	40	80	uA
Input offset voltage			10	20	mV
Output swing	<u> </u>	0.1	-	V _{DD} -0.1	V
Input common mode range	\sim -	0.1	-	V _{DD} -0.1	V
DC gain	-	-	70	-	dB
Propagation delay	@VCM=1.2 V and VDIFF=0.1 V	-	200	-	ns
Hysteresis	@VCM=0.2 V ~ V _{DD} -0.2V	-	±10	-	mV
Stable time	@CINP=1.3 V CINN=1.2 V	-	-	2	us

8.5 Flash DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
N _{endu}	Endurance		100000			cycles ^[1]
T _{ret}	Retention time	Temp=85 ℃	10			year
T _{erase}	Page erase time		19	20	21	ms
T _{mess}	Mess erase time		30	40	50	ms
T _{prog}	Program time		38	40	42	us
V _{DD}	Supply voltage		1.62	1.8	1.98	V ^[2]
l _{dd1}	Read current				0.25	mA
I _{dd2}	Program/Erase current		N	Y	7	mA
I _{pd}	Power down current			1	20	uA


1. Number of program/erase cycles.

2. V_{DD} is source from chip LDO output voltage.

3. Guaranteed by design, not test in production.

9 PACKAGE DIMENSIONS

LQFP-48 (7x7x1.4mm² Footprint 2.0mm)



10 REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
V1.0	Sep.20, 2012	-	Initial issued



Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners