

DDR3 SDRAM

8M x 16 Bit x 8 Banks DDR3 SDRAM

Feature

Interface and Power Supply

- SSTL_15: VDD/VDDQ = 1.5V(±0.075V)

JEDEC DDR3 Compliant

- 8n Prefetch Architecture
- Differential Clock (CK/CK) and Data Strobe (DQS/DQS)
- Double-data rate on DQs, DQS and DM

Data Integrity

- Auto Refresh and Self Refresh Modes

Power Saving Mode

- Partial Array Self Refresh(PASR)
- Power Down Mode

Signal Integrity

- Configurable DS for system compatibility
- Configurable On-Die Termination
- ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%)

Signal Synchronization

- Write Leveling via MR settings
- Read Leveling via MPR

Programmable Functions

- CAS Latency (6/7/8/9/10/11/12/13/14)
- CAS Write Latency (5/6/7/8/9/10)
- Additive Latency (0/CL-1/CL-2)
- Write Recovery Time (5/6/7/8/10/12/14/16)
- Burst Type (Sequential/Interleaved)
- Burst Length (BL8/BC4/BC4 or 8 on the fly)
- Self Refresh Temperature Range(Normal/Extended)
- Output Driver Impedance (34/40)
- On-Die Termination of RTT_Nom(20/30/40/60/120)
- On-Die Termination of RTT_WR(60/120)
- Precharge Power Down (slow/fast)
- Not Support Write with Auto Precharge for Data Rate 2400Mbps

Ordering Information

Product ID	Max Freq.	VDD Data Rate (CL-tRCD-tRP)		Package	Comments
M15F1G1664A-GHBG2S	1200MHz	1.5V	DDR3-2400 (16-16-16)	96 ball BGA	Pb-free
M15F1G1664A-EFBG2S	1066MHz	1.5V	DDR3-2133 (14-14-14)	96 ball BGA	Pb-free
M15F1G1664A-DEBG2S	933MHz	1.5V	DDR3-1866 (13-13-13)	96 ball BGA	Pb-free

Publication Date: May. 2025 Revision: 1.3 1/164



Description

The 1Gb Double-Data-Rate-3 (DDR3) DRAM is double data rate architecture to achieve high-speed operation. It is internally configured as an eight-bank DRAM.

The 1Gb chip is organized as 8Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed double-data-rate transfer rates of up to 2133 Mb/sec/pin for general applications.

The chip is designed to comply with all key DDR3 DRAM key features and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a differential DQS pair in a source synchronous fashion.

These devices operate with a single $1.5V \pm 0.075V$ power supply and are available in BGA packages.

DDR3 SDRAM Addressing

Configuration	64Mb x 16
# of Bank	8
Bank Address	BA0 – BA2
Auto precharge	A10 / AP
BL switch on the fly	A12/BC
Row Address	A0 – A12
Column Address	A0 – A9
Page size	2KB

Note:

Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

Page size = 2 COLBITS * ORG / 8

where

COLBITS = the number of column address bits

ORG = the number of I/O (DQ) bits

Publication Date: May. 2025 Revision: 1.3 2/164



Pin Configuration - 96 balls BGA Package

< TOP View>

See the balls through the package

	 1	2	3	4	5	6	7	8	9
A	VDDQ	DQU5	DQU7				DQU4	VDDQ	vss
В	vssq	VDD	vss				DQSU	DQU6	VSSQ
С	VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ
D	vssq	VDDQ	DMU				DQU0	vssq	VDD
E	vss	vssq	DQLO				DML	vssq	VDDQ
F	VDDQ	DQL2	DQSL				DQL1)	DQL3	VSSQ
G	vssq	DQL6	DQSL				VDD	vss	VSSQ
Н	REFD	VDDQ	DQL4				DQL7	DQL5	VDDQ
J	NC	vss	RAS				СК	vss	NC
K	ODT	VDD	CAS				CK	VDD	CKE
L	NC	\overline{cs}	WE				A10/AP	ZQ	NC
M	vss	BAO	BA2				NC	VREFC	vss
N	VDD	(A3)	A0				A12/B0	BA1	VDD
Р	vss	(A5)	A2				(A1)	A4	vss
R	VDD	(A7)	(A9)				(A11)	(A6)	VDD
Т	vss	RESET	NC				NC	(A8)	vss

Publication Date: May. 2025 Revision: 1.3 3/164



Input / Output Functional Description

Symbol	Туре	Function
CK, CK	Input	
CKE Input		Clock Enable: CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
cs	Input	Chip Select: All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external rank selection on systems with multiple ranks. \overline{CS} is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
DM, (DMU, DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2	Input	Bank Address Inputs: BA0, BA1, and BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A10 / AP	Input	Auto-Precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
		Address Inputs: Provide the row address for Activate commands and the column address for Read/Write commands to select one location out of the memory array in the
A0 – A12	Input	respective bank. (A10/AP and A12/BC have additional function; as below.) The address inputs also provide the op-code during Mode Register Set commands. (A12 for MR0 to MR3 setting only)
A12/BC	Input	Burst Chop: A12/BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH: no burst chop; LOW: burst chopped).
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS and DM. The ODT pin will be ignored if MR1and MR2 are programmed to disable RTT.

Publication Date: May. 2025 Revision: 1.3 4/164




Symbol	Туре	Function					
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.					
DQ (DQL, DQU)	Input/output	Data Inputs/Output: Bi-directional data bus.					
DQS, DQS (DQSL, DQSL, DQSU, DQSU)	Input/output	Data Strobe: output with read data, input with write data. Edge aligned with read data, centered in write data. DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobes DQS (DQSL, DQSU) are paired with differential signals \overline{DQS} (\overline{DQSL} , \overline{DQSU}), respectively, to provide differential pair signaling to the system during both reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.					
NC	-	No Connect: No internal electrical connection is present.					
VDDQ	Supply	DQ Power Supply: 1.5V ± 0.075V					
VDD	Supply	Power Supply: 1.5V ± 0.075V					
VSSQ	Supply	DQ Ground					
VSS	Supply	Ground					
VREFCA	Supply	Reference voltage for CA					
VREFDQ	Supply	Reference voltage for DQ					
ZQ	Supply	Reference pin for ZQ calibration.					
Note: Input only pin	Note: Input only pins (BA0-BA2, A0-A12, RAS, CAS, WE, CS, CKE, ODT, and RESET) do not supply termination.						

Publication Date: May. 2025 Revision: 1.3 5/164



Simplified State Diagram



State Diagram Command Definitions

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit
REF	Refresh	RESET	Start RESET Procedure	MPR	Multi-Purpose Register
ZQCL	ZQ Calibration Long	ZQCS	ZQ Calibration Short	-	-

Publication Date: May. 2025 Revision: 1.3 6/164



Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses an 8n prefetch architecture to achieve high speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A12 select the row; refer to "DDR3 SDRAM Addressing" for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation

Publication Date: May. 2025 Revision: 1.3 7/164



RESET and Initialization Procedure

Power-up Initialization sequence

The Following sequence is required for POWER UP and Initialization.


- 1. Apply power (RESET is recommended to be maintained below 0.2 x VDD; all other inputs may be undefined). RESET needs to be maintained for minimum 200µs with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to VDD_{min} must be no greater than 200ms; and during the ramp, VDD>VDDQ and (VDD-VDDQ) <0.3 Volts.
 - VDD and VDDQ are driven from a single power converter output, AND
 - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished, AND
 - VREF tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & VREF.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clock (CK, CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be meeting. Also a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQ_{init}.
- 4. The DDR3 SDRAM keeps its on-die termination in high impedance state as long as RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET de-assertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_Nom is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQ_{init}.
- **5.** After CKE being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. [tXPR=max (tXS, 5tCK)]
- **6.** Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1)
- **7.** Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1)
- **8.** Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 and BA2)
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-BA2)
- 10. Issue ZQCL command to starting ZQ calibration.
- **11.** Wait for both tDLLK and tZQ_{init} completed.
- 12. The DDR3 SDRAM is now ready for normal operation.



Reset and Initialization Sequence at Power- on Ramping



Note:

1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.

Publication Date: May. 2025 Revision: 1.3 9/164




Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2*VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100ns. CKE is pulled "Low" before RESET being de-asserted (min. time 10ns).
- 2. Follow Power-up Initialization Sequence step 2 to 11.
- 3. The Reset sequence is now completed. DDR3 SDRAM is ready for normal operation.

Reset Procedure at Power Stable Condition



Note:

1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.




Register Definition

Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e. written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which mean these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown as below.

tMRD Timing




Publication Date: May. 2025 Revision: 1.3 11/164



The MRS command to Non-MRS command delay, tMOD, is require for the DRAM to update the features except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown as the following figure.

tMOD Timing




The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. If the RTT_Nom Feature is enabled in the Mode Register prior and/or after an MRS Command, the ODT Signal must continuously be registered LOW ensuring RTT is in an off State prior to the MRS command. The ODT Signal may be registered high after tMOD has expired. If the RTT_Nom Feature is disabled in the Mode Register prior and after an MRS command, the ODT Signal can be registered either LOW or HIGH before, during and after the MRS command. The mode registers are divided into various fields depending on the functionality and/or modes.

Mode Register MR0

The mode-register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR, and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, BA0, BA1, and BA2, while controlling the states of address pins according to the following figure.



MR0 Definition



Note:

- 1. BA2 and A13~A15 are RFU and must be programmed to 0 during MRS.
- 2. WR (write recovery for autoprecharge)min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns] / tCK[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.
- 3. The table only shows the encodings for a given Cas Latency. For actual supported Cas Latency, please refer to "Standard Speed Bins" tables for each frequency.
- 4. The table only shows the encodings for Write Recovery. For actual Write recovery timing, please refer to "Timing Parameters by Speed Bin" table.

Publication Date: May. 2025 Revision: 1.3 13/164



Burst Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in the MR0 Definition as above figure. The ordering of access within a burst is determined by the burst length, burst type, and the starting column address. The burst length is defined by bits A0-A1. Burst lengths options include fix BC4, fixed BL8, and on the fly which allow BC4 or BL8 to be selected coincident with the registration of a Read or Write command via $A12/\overline{BC}$.

Burst Type and Burst Order

Burst Length	Read / Write	Starting Column Address (A2,A1,A0)	Burst type: Sequential (decimal) A3 = 0	Burst type: Interleaved (decimal) A3 = 1	Note
		0,0,0	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	
		0,0,1	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	
		0,1,0	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	
	Read	0,1,1	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1,2,3
4	Rodu	1,0,0	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1,2,0
Chop		1,0,1	5,6,7,4,T,T,T	5,4,7,6,T,T,T	
		1,1,0	6,7,4,5,T,T,T	6,7,4,5,T,T,T	
		1,1,1	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T,T	
	Write	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,2,4,5
	vviile	1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,2,4,5
		0,0,0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	
		0,0,1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	
		0,1,0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	
	Read	0,1,1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
8	Reau	1,0,0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		1,0,1	1,0,1 5,6,7,4,1,2,3,0		
		1,1,0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	
		1,1,1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	
	Write	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2,4

Note:

- 1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.
- 2. 0~7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.
- 3. T: Output driver for data and strobes are in high impedance.
- 4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.
- 5. X: Do not Care.



CAS Latency

The CAS Latency is defined by MR0 (bit A2, A4~A6) as shown in the MR0 Definition figure. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL. For more information on the supported CL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins". For detailed Read operation, refer to "READ Operation".

Test Mode

The normal operating mode is selected by MR0 (bit A7=0) and all other bits set to the desired values shown in the MR0 definition figure. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM manufacturer and should not be used. No operations or functionality is guaranteed if A7=1.

DLL Reset

The DLL Reset bit is self-clearing, meaning it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Anytime the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e. Read commands or ODT synchronous operations.)

Write Recovery

The programmed WR value MR0(bits A9, A10, and A12) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge)min in clock cycles is calculated by dividing tWR(ns) by tCK(ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/tCK[ns]). The WR must be programmed to be equal to or larger than tWR (min).

Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12=0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 (A12=1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.


Publication Date: May. 2025 Revision: 1.3 15/164



Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT_Nom impedance, additive latency, WRITE leveling enable and Qoff. The Mode Register 1 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to the following figure.

MR1 Definition



Note:

- 1. BA2 and A8, A10~A11, and A13 ~ A15 are RFU and must be programmed to 0 during MRS.
- 2. Outputs disabled DQs, DQSs, DQS s.
- 3. In Write leveling Mode (MR1[bit7] = 1) with MR1[bit12]=1, all RTT_Nom settings are allowed; in Write Leveling Mode (MR1[bit7] = 1) with MR1[bit12]=0, only RTT_Nom settings of $R_{ZQ}/2$, $R_{ZQ}/4$ and $R_{ZQ}/6$ are allowed.
- 4. If RTT_Nom is used during Writes, only the values $R_{ZQ}/2$, $R_{ZQ}/4$ and $R_{ZQ}/6$ are allowed.



DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0=0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enable upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON, or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, expect when RTT_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation refer to "DLL-off Mode".

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set RTT_WR, MR2 {A10, A9} = {0, 0}, to disable Dynamic ODT externally.

Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bit A1 and A5) as shown in MR1 definition figure.

ODT RTT Values

DDR3 SDRAM is capable of providing two different termination values (RTT_Nom and RTT_WR). The nominal termination value RTT_Nom is programmable in MR1. A separate value (RTT_WR) may be programmable in MR2 to enable a unique RTT value when ODT is enabled during writes. The RTT_WR value can be applied during writes even when RTT_Nom is disabled.

Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidth in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown as the following table.

Additive Latency (AL) Settings

A4	А3	AL
0	0	0 (AL Disable)
0	1	CL-1
1	0	CL-2
1	1	Reserved

Note: AL has a value of CL-1 or CL-2 as per the CL values programmed in the MR0 register.

Publication Date: May. 2025 Revision: 1.3 17/164



Write leveling

For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on DIMM. It makes difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3 SDRAM to compensate for skew. See "Write Leveling" for more details.

Output Disable

The DDR3 SDRAM outputs maybe enable/disabled by MR1 (bit A12) as shown in MR1 definition. When this feature is enabled (A12=1), all output pins (DQs, DQS, \overline{DQS} , etc.) are disconnected from the device, thus removing any loading of the output drivers. This feature may be useful when measuring modules power, for example. For normal operation, A12 should be set to '0'.




Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, RTT_WR impedance, and CAS write latency.

The Mode Register 2 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the following figure.

MR2 Definition



Note:

- 1. BA2, A5, A8, A11~ A15 are RFU and must be programmed to 0 during MRS.
- 2. The RTT_WR value can be applied during writes even when RTT_Nom is disabled. During write leveling, Dynamic ODT is not available.

Publication Date: May. 2025 Revision: 1.3 19/164



Partial Array Self-Refresh (PASR)

If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in MR2 Definition table will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5) shown in MR2 Definition. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL=AL+CWL. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins". For detailed Write operation refer to "WRITE Operation".

Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

DDR3 SDRAM must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the ASR function or program the SRT bit appropriately.

For more details refer to "Extended Temperature Usage".

Dynamic ODT (RTT_WR)


DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT settings. In Write leveling mode, only RTT_Nom is available. For details on Dynamic ODT operation, refer to "Dynamic ODT".



Mode Register MR3

The Mode Register MR3 controls Multi-purpose registers. The Mode Register 3 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the following figure.

MR3 Definition



Note:

- 1. BA2, A3 A15 are RFU and must be programmed to 0 during MRS
- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.

Publication Date: May. 2025 Revision: 1.3 21/164




Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a Mode Register Set (MRS) command must be issued to MR3 register with bit A2=1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2=0). Power down mode, Self-Refresh and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence.

MPR Block Diagram



To enable the MPR, a Mode Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1, as shown in MPR MR3 Register Definition table. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation, when a RD or RDA command is issued, is defined by MR3 bits A[1:0] when the MPR is enabled as shown in MPR MR3 Register Address Definition table. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Note that in MPR mode RDA has the same functionality as a READ command which means the auto precharge part of RDA is ignored. Power-Down mode, Self-Refresh and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

Publication Date: May. 2025 Revision: 1.3 22/164



MPR MR3 Register Definition

MR3 A[2]	MR3 A[1:0]	Function
MPR	MPR-Loc	runction
0b	don't care (0b or 1b)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Write will go to DRAM array.
1b	See MPR MR3 Register Address Definition Table	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read:

DQL[0] and DQU[0] drive information from MPR.

DQL[7:1] and DQU[7:1] either drive the same information as DQL [0], or they drive 0b.

Addressing during for Multi Purpose Register reads for all MPR agents:

BA [2:0]: don't care

A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed

A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], *) For Burst Chop 4 cases, the burst order is switched on nibble base A [2]=0b, Burst order: 0,1,2,3 *) A[2]=1b, Burst order: 4,5,6,7 *)

A[9:3]: don't care

A10/AP: don't care

A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.

A11, A12... (if available): don't care

Regular interface functionality during register reads:

Support two Burst Ordering which are switched with A2 and A[1:0]=00b.

Support of read burst chop (MRS and on-the-fly via A12/BC)

All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.

Regular read latencies and AC timings apply.

DLL must be locked prior to MPR Reads.

Note:

* Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

Publication Date: May. 2025

24/164

Revision: 1.3



MPR Register Address Definition

The following table provide an overview of the available data locations, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

MPR MR3 Register Address Definition

MR3 A[2]	MR3 A[1:0]	Function	Burst Length	Read Address A[2:0]	Burst Order and Data Pattern
			BL8	000b	Burst order 0,1,2,3,4,5,6,7 Pre-defined Data Pattern [0,1,0,1,0,1,0,1]
1b	00b	Read Predefined Pattern for System Calibration	BC4	000b	Burst order 0,1,2,3 Pre-defined Data Pattern [0,1,0,1]
		Calibration	BC4	100b	Burst order 4,5,6,7 Pre-defined Data Pattern [0,1,0,1]
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	01b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	10b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	11b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7

Note:

Burst order bit 0 is assigned to LSB and the burst order bit 7 is assigned to MSB of the selected MPR agent.

Relevant Timing Parameters

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD, and tMPRR. For more details refer to "Electrical Characteristics & AC Timing".

Protocol Example

Protocol Example (This is one example):

Read out predetermined read-calibration pattern.

Description: Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.

Protocol Steps:

- Precharge All.
- Wait until tRP is satisfied.
- MRS MR3, Opcode "A2 = 1b" and "A[1:0] = 00b"
 Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into MPR.
- Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the period MR3 A2 =1, no data write operation is allowed.

Publication Date: May. 2025


25/164

Revision: 1.3



- Read
 - A[1:0] = '00'b (Data burst order is fixed starting at nibble, always 00b here)
 - A[2] = '0'b (For BL=8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12/BC = 1 (use regular burst length of 8)
 - All other address pins (including BA[2:0] and A10/AP): don't care
- After RL = AL + CL, DRAM bursts out the predefined Read Calibration Pattern.
- Memory controller repeats these calibration reads until read data capture at memory controller is optimized.
- After end of last MPR read burst, wait until tMPRR is satisfied.
- MRS MR3, Opcode "A2 = 0b" and "A[1:0] = valid data but value are don't care"
 All subsequent read and write accesses will be regular reads and writes from/to the DRAM array.
- Wait until tMRD and tMOD are satisfied.
- Continue with "regular" DRAM commands, like activate a memory bank for regular read or write access,...

MPR Readout of predefined pattern, BL8 fixed burst order, single readout




Note:

- 1. RD with BL8 either by MRS or OTF.
- 2. Memory Controller must drive 0 on A[2:0].



MPR Readout of predefined pattern, BL8 fixed burst order, back-to-back readout




Note:

- 1. RD with BL8 either by MRS or OTF.
- 2. Memory Controller must drive 0 on A[2:0].

Publication Date: May. 2025 Revision: 1.3 26/164



MPR Readout predefined pattern, BC4, lower nibble then upper nibble




Note:

- 1. RD with BC4 either by MRS or OTF.
- 2. Memory Controller must drive 0 on A[1:0].
- 3. A[2]=0 selects lower 4 nibble bits 0....3.
- 4. A[2]=1 selects upper 4 nibble bits 4....7.

Publication Date: May. 2025 Revision: 1.3 27/164



MPR Readout of predefined pattern, BC4, upper nibble then lower nibble



Note:

- 1. RD with BC4 either by MRS or OTF.
- 2. Memory Controller must drive 0 on A[1:0].
- 3. A[2]=0 selects lower 4 nibble bits 0....3.
- 4. A[2]=1 selects upper 4 nibble bits 4....7.

Publication Date: May. 2025 Revision: 1.3 28/164



DDR3 SDRAM Command Description and Operation

Command Truth Table

Notes 1, 2, 3, and 4 apply to the entire Command Truth Table Note 5 applies to all Read/Write commands

[BA=Bank Address, RA=Row Address, CA=Column Address, BC =Burst Chop, X=Don't Care, V=Valid]

		СК	Œ		RAS			BAO	A12-	A10-	A0-A9,	
Function	Abbreviation	Previous Cycle	Current Cycle	CS		CAS	WE	BA0- BA2	BC	AP	A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	ВА		OP Co	de	
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	7,9,12
Oalf Defeath Felt	ODV			Н	Х	Х	Х	Х	Х	Х	Х	7,8,9,
Self Refresh Exit	SRX	L	Н	L	Н	Н	Н	V	V	V	V	12
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	ВА	٧	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	٧	٧	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	ВА	Row	Addres	ss (RA)	
Write (Fixed BL8 or BC4)	WR	Н	Н	L	Н	L	L	ВА	٧	L	CA	
Write (BC4, on the Fly)	WRS4	Н	Н	L	Н	L	L	ВА	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	ВА	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	Н	Н	L	Н	L	L	ВА	V	Н	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS4	Н	Н	L	Н	L	L	ВА	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	L	L	ВА	Н	Н	CA	
Read (Fixed BL8 or BC4)	RD	Н	Н	L	Н	L	Н	ВА	V	L	CA	
Read (BC4, on the Fly	RDS4	Н	Н	L	Н	L	Н	ВА	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	ВА	Н	L	CA	
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	Н	Н	L	Н	L	Н	ВА	٧	Н	CA	
Read with Auto Precharge (BC4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	11
D D 51	25-			L	Н	Н	Н	V	V	V	V	0.45
Power Down Entry	PDE	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	6,12
	25.1			L	Н	Н	Н	V	V	V	V	
Power Down Exit	PDX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	6,12
ZQ Calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Н	Х	
ZQ Calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	L	Х	

Publication Date: May. 2025 Revision: 1.3 29/164



- All DDR3 SDRAM commands are defined by states of \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and CKE at the rising edge of the clock. The 1. MSB of BA, RA and CA are device density and configuration dependant.
- RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any
- Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register. 3.
- "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- Burst reads or writes cannot be terminated or interrupted and Fixed/on-the-Fly BL will be defined by MRS.
- The Power-Down Mode does not perform any refresh operation. 6.
- The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. 7.
- Self Refresh Exit is asynchronous. 8.
- VREF (Both VREFDQ and VREFCA) must be maintained during Self Refresh operation. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VREFDQ is valid and stable prior to CKE going back High and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh.
- 10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or
- 11. The Deselect command performs the same function as No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition.

Publication Date: May. 2025 30/164

Revision: 1.3



CKE Truth Table

Notes 1-7 apply to the entire CKE Truth Table.

For Power-down entry and exit parameters (See "Power-Down Modes").

CKE low is allowed only if tMRD and tMOD are satisfied.

	СК	E	Command (N) ³	_				
Current State ²	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)	RAS, CAS, WE, CS	Action (N) ³	Notes			
Dawer Dawe	L	L	X	Maintain Power-Down	14,15			
Power-Down	L	Н	DESELECT or NOP	Power-Down Exit	11,14			
Oalf Bafraak	L	L	Х	Maintain Self-Refresh	15,16			
Self-Refresh	L	Н	DESELECT or NOP	Self-Refresh Exit	8,12,16			
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	11,13,14			
Reading	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17			
Writing	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17			
Precharging	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17			
Refreshing	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11			
All Danks Idla	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18			
All Banks Idle	Н	L	REFRESH	Self-Refresh	9,13,18			
	For more details with all signals See "Command Truth Table"							

Note:

- 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
- 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.
- 6. During any CKE transition (registration of CKE H→L or CKE L→H), the CKE level must be maintained until 1nCK prior to tCKEmin being satisfied (at which time CKE may transition again).
- 7. DESELECT and NOP are defined in the Command Truth Table.
- On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.
- 9. Self-Refresh mode can only be entered from the All Banks Idle state.
- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 12. Valid commands for Self-Refresh Exit are NOP and DESELECT only.
- 13. Self-Refresh cannot be entered during Read or Write operations. For a detailed list of restrictions, see "Self-Refresh Operation" and "Power-Down Modes".
- 14. The Power-Down does not perform any refresh operations.
- 15. "X" means "don't care" (including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.
- 16. VREF (Both VREFDQ and VREFCA) must be maintained during Self-Refresh operation. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VREFDQ is valid and stable prior to CKE going back High and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.
- 18. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, tXPDLL, etc).

Publication Date: May. 2025
Revision: 1.3 31/164



No Operation (NOP) Command

The No operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (\overline{CS} low and \overline{RAS} , \overline{CAS} , and \overline{WE} high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Deselect Command

The Deselect function ($\overline{\text{CS}}$ HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.



DLL-Off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to "Input clock frequency change".

The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.


Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL-1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode.

The timing relations on DLL-off mode READ operation is shown at the following Timing Diagram (CL=6, BL=8):

DLL-off mode READ Timing Operation



Note:

1. The tDQSCK is used here for DQS, \overline{DQS} , and DQ to \underline{have} a simplified diagram; the DLL_off shift will affect both timings in the same way and the skew between all DQ, DQS, and DQS signals will still be tDQSQ.

Publication Date: May. 2025 Revision: 1.3 33/164



DLL on/off switching procedure


DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operation until A0 bit is set back to "0".

DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires the frequency to be changed during Self-Refresh, as outlined in the following procedure:

- 1. Starting from Idle state (all banks pre-charged, all timing fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL).
- 2. Set MR1 Bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) satisfied.
- 5. Change frequency, in guidance with "Input Clock Frequency Change" section.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 8. Wait tXS, and then set Mode Registers with appropriate values (especially an update of CL, CWL, and WR may be necessary. A ZQCL command may also be issued after tXS).
- 9. Wait for tMOD, and then DRAM is ready for next command.

DLL Switch Sequence from DLL-on to DLL-off



Note:

- 1. Starting with Idle State, RTT in Hi-Z State.
- 2. Disable DLL by setting MR1 Bit A0 to 1
- 3. Enter SR.
- 4. Change Frequency.
- 5. Clock must be stable at least tCKSRX.
- 6. Exit SR.
- 7. Update Mode registers with DLL off parameters setting.
- 8. Any valid command.




DLL "off" to DLL "on" Procedure

To switch from DLL "off" to DLL "on" (with requires frequency change) during Self-Refresh:

- 1. Starting from Idle state (all banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered).
- 2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with "Input clock frequency change" section.
- 4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered. The ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 6. Wait tXS, then set MR1 Bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 Bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode registers with appropriate values (especially an update of CL, CWL, and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK).
- 9. Wait for tMOD, then DRAM is ready for next command (remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.

DLL Switch Sequence from DLL-off to DLL-on



Note:

- 1. Starting from Idle State.
- 2. Enter SR.
- 3. Change Frequency.
- 4. Clock must be stable at least tCKSRX.
- 5. Exit SR.
- 6. Set DLL-on by MR1 A0="0"
- 7. Update Mode Registers
- 8. Any valid command



Input Clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specification.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-Down mode. Outside of these two modes, it is illegal to change the clock frequency. For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and tCKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. When entering and exiting Self-Refresh mode of the sole purpose of changing the clock frequency. The Self-Refresh entry and exit specifications must still be met as outlined in "Self-Refresh Operation". Any frequency change below the minimum operating frequency would require the use of DLL_on- mode → DLL_off -mode transition sequence, refer to "DLL on/off switching procedure".


The second condition is when the DDR3 SDRAM is in Precharge Power-Down mode (either fast exit mode or slow exit mode). If the RTT_Nom feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT_Nom feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of tCKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM tCKSRX before precharge Power Down may be exited; after Precharge Power Down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency.

This process is depicted in the following figure.

Publication Date: May. 2025 Revision: 1.3 36/164



Change Frequency during Precharge Power-down



Notes:

- 1. Applicable for both SLOW EXIT and FAST EXIT Precharge Power-down
- 2. tAOFPD and tAOF must be statisfied and outputs High-Z prior to T1; refer to ODT timing section for exact requirements
- 3. If the RTT_Nom feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state, as shown in the figure of DLL-off mode READ Timing Operation. If the RTT_Nom feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.

Publication Date: May. 2025 Revision: 1.3 37/164




Write Leveling

For better signal integrity, DDR3 memory adopted fly by topology for the commands, addresses, control signals, and clocks. The fly by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on DIMM. It makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the controller should support "write leveling" in DDR3 SDRAM to compensate the skew.

The memory controller can use the "write leveling" feature and feedback from the DDR3 SDRAM to adjust the DQS - DQS to CK - CK relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS - DQS to align the rising edge of DQS - DQS with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK - CK, sampled with the rising edge of DQS - DQS with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK - CK, sampled with the rising edge of DQS - DQS through the DQ bus. The controller repeatedly delays DQS - DQS until a transition from 0 to 1 is detected. The DQS - DQS delay established though this exercise would ensure tDQSS specification. Besides tDQSS, tDSS, and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS - DQS signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be better than the absolute limits provided in "Electrical Characteristics & AC Timing" section in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is show as below figure.

Write Leveling Concept



DQS/DQS driven by the controller during leveling mode must be determined by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations x16. On a x16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be able for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS (diff_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff_DQS (diff_LDQS) to clock relationship.



DRAM setting for write leveling and DRAM termination unction in that mode

DRAM enters into Write leveling mode if A7 in MR1 set "High" and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set "Low". Note that in write leveling mode, only \overline{DQS} terminations are activated and deactivated via ODT pin not like normal operation.

MR setting involved in the leveling procedure

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Qoff) A12		0	1

DRAM termination function in the leveling mode

ODT pin at DRAM	DQS/DQS termination	DQs termination	
De-asserted	off	off	
Asserted	on	off	

Note:

In write leveling mode with its output buffer disabled (MR1[bit7]=1 with MR1[bit12]=1) all RTT_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7]=1 with MR1[bit12]=0) only RTT_Nom settings of $R_{ZQ}/2$, $R_{ZQ}/4$, and $R_{ZQ}/6$ are allowed.

Procedure Description

Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. With entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or Deselect commands are allowed. As well as an MRS command to change Qoff bit (MR1[A12]) and an MRS command to exit write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7]=0) may also change MR1 bits of A12-A11, A9, A6-A5, and A2-A1. Since the controller levels one rank at a time, the output of other rank must be disabled by setting MR1 bit A12 to 1. Controller may assert ODT after tMOD, at which time DRAM is ready to accept the ODT signal.

Controller may drive DQS low and \overline{DQS} high after a delay of tWLDQSEN, at which time DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD, controller provides a single DQS, \overline{DQS} edge which is used by the DRAM to sample CK $-\overline{CK}$ driven from controller. tWLMRD (max) timing is controller dependent.


DRAM samples CK - $\overline{\text{CK}}$ status with rising edge of DQS- $\overline{\text{DQS}}$ and provides feedback on all the DQ bits asynchronously after tWLO timing. Either one or all data bits ("prime DQ bit(s)") provide the leveling feedback. The DRAM's remaining DQ bits are driven Low statically after the first sampling procedure. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS/ $\overline{\text{DQS}}$) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS $-\overline{\text{DQS}}$ delay setting and launches the next DQS/ $\overline{\text{DQS}}$ pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS $-\overline{\text{DQS}}$ delay setting and write leveling is achieved for the device. The following figure describes the timing diagram and parameters for the overall Write leveling procedure.

Elite Semiconductor Microelectronics Technology Inc
Publication Date: May. 2025
Revision: 1.3 39/164



Timing details of Write leveling sequence

(DQS - DQS is capturing CK - CK low at T1 and CK - CK high at T2)



Notes:

- DRAM has the option to drive leveling feedback on a prime DQ or all DQs. If feedback is driven only on one DQ, the remaining DQs must be driven low as shown in above Figure, and maintained at this state through out the leveling procedure.
- 2. MRS: Load MR1 to enter write leveling mode.
- 3. NOP: NOP or Deselect.
- 4. diff_DQS is the differential data strobe (DQS, DQS). Timing reference points are the zero crossings. DQS is shown with solid line, DQS is shown with dotted line.
- 5. CK, $\overline{\text{CK}}$: CK is shown with solid dark line, where as $\overline{\text{CK}}$ is drawn with dotted line.
- 6. DQS/DQS needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

Publication Date: May. 2025 Revision: 1.3 40/164




Write Leveling Mode Exit

The following sequence describes how Write Leveling Mode should be exited:

- 1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin low (tIS must be satisfied) and keep it low (see Tb0).
- 3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).
- 4. After tMOD is satisfied (Te1), any valid command may be registered. (MR commands may be issued after tMRD (Td1).

Timing detail of Write Leveling exit



Notes:

1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS, DQS signals capturing CK high just after the T0 state.

Elite Semiconductor Microelectronics Technology Inc

Publication Date: May. 2025 Revision: 1.3 41/164



Extended Temperature Usage

DDR3 SDRAM supports the optional extended temperature range of 0°C to +95°C, TC. Thus, the SRT and ASR options must be used at a minimum. The extended temperature range DRAM must be refreshed externally at 2X (double refresh) anytime the case temperature is above +85°C (in supporting temperature range). The external refreshing requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus either ASR or SRT must be enabled when TC is above +85°C or self refresh cannot be used until the case temperature is at or below +85°C.

Mode Register Description

Field	Bits	Description		
۸SÞ	MR2 (A6)	Auto Self-Refresh (ASR) When enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be		
ASR		functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate T _{OPER} during subsequent Self-Refresh operation. 0 = Manual SR Reference (SRT) 1 = ASR enable		
		Self-Refresh Temperature (SRT) Range		
SRT	MR2 (A7)	If ASR = 0, the SRT bit must be programmed to indicate T _{OPER} during subsequent Self-Refresh operation. If ASR = 1, SRT bit must be set to 0. 0 = Normal operating temperature range 1 = Extended operating temperature range		

Publication Date: May. 2025 Revision: 1.3 42/164



Auto Self-Refresh mode - ASR mode

DDR3 SDRAM provides an Auto-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6=1 and MR2 bit A7=0. The DRAM will manage Self-Refresh entry in either the Normal or Extended Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures. If the ASR option is not supported by DRAM, MR2 bit A6 must set to 0. If the ASR option is not enabled (MR2 bit A6=0), the SRT bit (MR2 bit A7) must be manually programmed with the operating temperature range required during Self-Refresh operation. Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If ASR=0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT=0, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If SRT=1, then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to IDD table for details.

Self-Refresh mode summary

MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh mode
0	0	Self-Refresh rate appropriate for the Normal Temperature Range	Normal (0 ~ 85°C)
0	1	Self-Refresh appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 ~ 95°C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-Refresh power consumption is temperature dependent.	Normal (0 ~ 85°C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-Refresh power consumption is temperature dependent.	Normal and Extended (0 ~ 95°C)
1	1	Illegal	

ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for subsequent access. The value on the BA0-BA2 inputs selects the bank, and the addresses provided on inputs A0-A12 selects the row. These rows remain active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle bank) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.



READ Operation

Read Burst Operation


During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12=0, BC4 (BC4 = burst chop, tCCD=4)

A12=1, BL8

A12 is used only for burst length control, not a column address.

Read Burst Operation RL=5 (AL=0, CL=5, BL=8)




TRANSITIONING DATA DON'T CARE

Note:

- 1. BL8, RL=5, AL=0, CL=5
- 2. $D_{OUT} n = data-out from column n$.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BL8 setting activated by either MR0[A1:0= 00] or MR0[A1:0=01] and A12=1 during READ command at T0.

READ Burst Operation RL = 9 (AL=4, CL=5, BL=8)



TRANSITIONING DATA DON'T CARE

Note:

- 1. BL8, RL=9, AL=(CL-1), CL=5.
- 2. D_{OUT} n = data- out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12=1 during READ command at T0.

Publication Date: May. 2025 Revision: 1.3 44/164



READ Timing Definitions

Read timing is shown in the following figure and is applied when the DLL is enabled and locked.


Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, $\overline{\text{CK}}$.
- tDQSCK is the actual position of a rising strobe edge relative to CK, $\overline{\text{CK}}$.
- tQSH describes the DQS, DQS differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tQSL describes the DQS, DQS differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Read Timing Definition



Publication Date: May. 2025 Revision: 1.3 45/164



Read Timing; Clock to Data Strobe relationship

Clock to Data Strobe relationship is shown in the following figure and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:


- ullet tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK and $\overline{\text{CK}}$.
- tDQSCK is the actual position of a rising strobe edge relative to CK and CK.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

tQSL describes the data strobe low pulse width.

tLZ(DQS), tHZ(DQS) for preamble/postamble (see "tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation").

Clock to Data Strobe Relationship



Notes:

- 1. Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max).
- Notwithstanding note 1, a rising strobe edge with tDQSCK(max) at T(n) can not be immediately followed by a rising strobe edge with tDQSCK(min) at T(n+1). This is because other timing relationships (tQSH, tQSL) exist:
 if tDQSCK(n+1) < 0:

tDQSCK(n) < 1.0 tCK - (tQSHmin + tQSLmin) - | tDQSCK(n+1) |

- 3. The DQS, DQS differential output high time is defined by tQSH and the DQS, DQS differential output low time is defined by tQSL.
- 4. Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case).
- 5. The minimum pulse width of read preamble is defined by tRPRE(min).
- 6. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZDSQ(max) on the right side.
- 7. The minimum pulse width of read postamble is defined by tRPST(min).
- 8. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.

Publication Date: May. 2025 Revision: 1.3 46/164



Read Timing; Data Strobe to Data Relationship

The Data Strobe to Data relationship is shown in the following figure and is applied when the DLL and enabled and locked.

Rising data strobe edge parameters:


- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined

Data Strobe to Data Relationship



TRANSITIONING DATA ON'T CARE

Notes:

- 1. BL = 8, RL = 5 (AL = 0, CL = 5)
- 2. D_{OUT} n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T0.
- 5. Output timings are referenced to VDDQ/2, and DLL on for locking.
- 6. tDQSQ defines the skew between DQS, DQS to Data and does not define DQS, DQS to Clock.
- 7. Early Data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.




tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). Figure 30 shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.


tLZ and tHZ method for calculating transitions and endpoints

tLZ(DQS): $CK - \overline{CK}$ rising crossing at RL - 1 tLZ(DQ): $CK - \overline{CK}$ rising crossing at RL

tHZ(DQS), tHZ(DQ) with BL8: $CK - \overline{CK}$ rising crossing at RL + 4 nCK tHZ(DQS), tHZ(DQ) with BC4: $CK - \overline{CK}$ rising crossing at RL + 2 nCK



tLZ(DQS), tLZ(DQ) begin point = 2 * T1 - T2



tHZ(DQS), tHZ(DQ) end point = 2 * T1 - T2


Publication Date: May. 2025 Revision: 1.3 48/164



tRPRE Calculation

The method for calculating differential pulse widths for tRPRE is shown in below figure.


Method for calculating tRPRE transitions and endpoints




tRPST Calculation

The method for calculating differential pulse widths for tRPST is shown in below figure.

Method for calculating tRPRT transitions and endpoints



Publication Date: May. 2025 Revision: 1.3 49/164




Nonconsecutive READ (BL8) to READ (BL8), tCCD=5

BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0 and T4.

NOP commands are shown for ease of illustration; other commands may be valid at these times.

BL8, RL = 5 (CL = 5, AL = 0) DOUT n (or b) = data-out from column n (or column b).


-. 9. 6. 4.



- BL8, RL = 5 (CL = 5, AL = 0), tCCD=5
- DOUT n (or b) = data-out from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0 and T4. DQS-DQS# is held logic low at T9 **-** 6. 6. 4. 6.


DONT CARE

READ (BC4) to READ (BC4)



- RL = 5 (CL = 5, AL = 0)BC4,
- DOUT n (or b) = data-out from column n (or column b). −. ८. ६. 4.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by either MR0[A1:0 = 10] or MR0[A1:0 = 01] and A12 = 0 during READ commands at T0 and T4.


READ (BL8) to WRITE (BL8)



- BL8, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0) DOUT n = data-out from column, DIN b = data-in from column b.
- BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T0 and WRITE command at T6. NOP commands are shown for ease of illustration; other commands may be valid at these times. −. ഗ. ю. 4.


o,






- BC4, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0) DOUT n = data-out from column, DIN b = data-in from column b.
- BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0 and WRITE command at T4. NOP commands are shown for ease of illustration; other commands may be valid at these times.

READ (BL8) to READ (BC4) OTF




- RL = 5 (CL = 5, AL = 0)
- DOUT n (or b) = data-out from column n (or column b).
- -. 5. 6. 4.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T4.

READ (BC4) to READ (BL8) OTF



- RL = 5 (CL = 5, AL = 0)DOUT n (or b) = data-out from column n (or column b). −. 9. 6. 4.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T4.

READ (BC4) to WRITE (BL8) OTF




53/164

Publication Date: May. 2025

Revision: 1.3

- RL = 5 (CL = 5, AL = 0), WL = 5 (CWL 1, AL = 0)
- DOUT n = data-out from column, DIN b = data-in from column b.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4. 9 κ. 4





RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)

NOP commands are shown for ease of illustration; other commands may be valid at these times. DOUT n = data-out from column, DIN b = data-in from column b. −. ८. ध. 4.

BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T6.



Burst Read Operation followed by a Precharge


The minimum external Read command to Precharge command spacing to the same bank is equal to AL + tRTP with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by tRTP.MIN = $max(4 \times nCK, 7.5 \text{ ns})$. A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- 1. The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.
- 2. The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.

Examples of Read commands followed by Precharge are show in below figures.


READ to PRECHARGE, RL = 5, AL = 0, CL = 5, tRTP = 4, tRP = 5

18 8



- RL = 5 (CL = 5, AL = 0)DOUT n = data-out from column n.
- 9 κ 4
- NOP commands are shown for ease of illustration; other commands may be valid at these times. The example assumes tRAS.MIN is satisfied at Precharge command time (T5) and that tRC.MIN is satisfied at the next Active command time (T10).

READ to PRECHARGE, RL = 8, AL = CL-2, CL = 5, tRTP = 6, tRP = 5



Publication Date: May. 2025

Revision: 1.3

RL = 8 (CL = 5, AL = CL - 2)

56/164

- DOUT n = data-out from column n. 9 κ. 4
- The example assumes tRAS.MIN is satisfied at Precharge command time (T10) and that tRC.MIN is satisfied at the next Active command time (T15). NOP commands are shown for ease of illustration; other commands may be valid at these times.

Dos 8

pos, <u>pos</u>

8



Write Operation

DDR3 Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (Auto Precharge can be enabled or disabled).

A12=0, BC4 (BC4 = Burst Chop, tCCD=4)

A12=1, BL8

A12 is used only for burst length control, not as a column address.

WRITE Timing Violations

Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure the DRAM works properly. However, it is desirable for certain minor violations that the DRAM is guaranteed not to "hang up" and errors be limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regard to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

Data Setup and Hold Violations

Should the data to the strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with the offending WRITE command.

In the example (Figure "Write Timing Definition and Parameters"), the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.

Subsequent reads from that location might result in unpredictable read data, however, the DRAM will work properly otherwise.

Strobe to Strobe and Strobe to Clock Violations


Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example (Figure "WRITE (BL8) to WRITE (BL8)") the relevant strobe edges for Write burst n are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst b the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.

Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that "belong" to a write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).





Note:

- 1. BL=8, WL=5 (AL=0, CWL=5).
- 2. Din n = data in from column n.
- 3. NOP commands are shown for ease of illustration; other command may be valid at these times.
- 4. BL8 setting activated by either MR0 [A1:0=00] or MR0 [A1:0=01] and A12 = 1 during WRITE command at T0.
- 5. tDQSS must be met at each rising clock edge.




Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR3 SDRAMs, consistent with the implementation on DDR2 SDRAMs. It has identical timings on write operations as the data bits as shown in Figure - "Write Timing Definition and Parameters", and though used in a unidirectional manner, is internally loaded identically to data bits to ensure matched system timing. DM is not used during read cycles.

tWPRE Calculation

The method for calculating differential pulse widths for tWPRE is shown in below figures.


Method for calculating tWPRE transitions and endpoints



tWPST Calculation

The method for calculating differential pulse widths for tWPST is shown in below figure.


Method for calculating tWPST transitions and endpoints



Publication Date: May. 2025 Revision: 1.3 59/164



WRITE Burst Operation WL = 5 (AL = 0, CWL = 5, BL8)




TRANSITIONING DATA ODN'T CARE

Note:

- 1. BL8, WL = 5; AL = 0, CWL = 5.
- 2. DIN n = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0.

WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)




TRANSITIONING DATA DON'T CARE

Note:

- 1. BL8, WL = 9; AL = (CL 1), CL = 5, CWL = 5.
- 2. DIN n = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0.



WRITE (BC4) to READ (BC4) Operation




TRANSITIONING DATA DON'T CARE

Note:

- 1. BC4, WL = 5, RL = 5.
- 2. DIN n = data-in from column n; DOUT b = data-out from column b.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[A1:0 = 10] during WRITE command at T0 and READ command at Tn.
- 5. tWTR controls the write to read delay to the same device and starts with the first rising clock edge after the last write data shown at T7.

WRITE (BC4) to PRECHARGE Operation




Note:

- 1. BC4, WL = 5, RL = 5.
- 2. DIN n = data-in from column n; DOUT b = data-out from column b.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[A1:0 = 10] during WRITE command at T0.
- 5. The write recovery time (tWR) referenced from the first rising clock edge after the last write data shown at T7. tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.




WRITE (BC4) OTF to PRECHARGE Operation



NOTE:


- 1. BC4 OTF, WL = 5 (CWL = 5, AL = 0)
- 2. DIN n (or b) = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 OTF setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. The write recovery time (tWR) starts at the rising clock edge T9 (4 clocks from T5).

Publication Date: May. 2025 Revision: 1.3 62/164



- BL8, WL = 5 (CWL = 5, AL = 0)
- DIN n (or b) = data-in from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times. 9.6.4.0
- The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T13. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0 and T4.


WRITE (BC4) to WRITE (BC4) OTF



- BC4, WL = 5 (CWL = 5, AL = 0)
- DIN n (or b) = data-in from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times. - 6. 6. 4. 6.
- The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge at T13 (4 clocks from T9). BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0 and T4.


DON'T CARE

"" TRANSITIONING DATA




- RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)
- DIN n = data-in from column n; DOUT b = data-out from column b.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. Si Si 4
- BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0. READ command at T13 can be either BC4 or BL8 depending on MR0[A1:0] and A12 status at T13.

WRITE (BC4) to READ (BC4/BL8) OTF




- RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)
- DIN n = data-in from column n; DOUT b = data-out from column b.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. READ command at T13 can be either BC4 or BL8 depending on A12 status at T13 9 დ 4

Publication Date: May. 2025 64/164 Revision: 1.3




- RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0) DIN n = data-in from column n; DOUT b = data-out from column b. Si Si 4
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1.0 = 10].

WRITE (BL8) to WRITE (BC4) OTF



- WL = 5 (CWL = 5, AL = 0)DIN n (or b) = data-in from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0. 9 κ. 4
 - BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T4...





WL = 5 (CWL = 5, AL = 0)

NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4. DIN n (or b) = data-in from column n (or column b). **-**. 9. ω 4.




Refresh Command

The Refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is not persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires Refresh cycles at an average periodic interval of tREFI. When \overline{CS} , \overline{RAS} and \overline{CAS} are held Low and \overline{WE} High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter suppliers the address during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except NOP or DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in the following figure.

In general, a Refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI (see the following figure). A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh command is limited to 9 x tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

Refresh Command Timing




Note:

- 1. Only NOP/DES commands allowed after Refresh command registered until tRFC(min) expires.
- 2. Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI.


Publication Date: May. 2025 Revision: 1.3 67/164



Postponing Refresh Commands (Example)



Pulled-in Refresh Commands (Example)



Publication Date: May. 2025 Revision: 1.3 68/164



Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh Entry (SRE) Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock.

Before issuing the Self-Refreshing-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.). Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 (A0=0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-RESET) upon exiting Self-Refresh.

When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET, are "don't care". For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VREFCA, and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered; however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh mode.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit Command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in "ZQ Calibration Commands". To issue ZQ calibration commands, applicable timing requirements must be satisfied. (See Figure - "ZQ Calibration Timing").


CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL for proper operation. However, if the DDR3 SDRAM is placed into Self-Refresh mode before tXSDLL is met, ODT may turn don't care in accordance with Figure – "Self-Refresh Entry/Exit Timing" once the DDR3 SDRAM has entered Self-Refresh mode.

The use of Self-Refresh mode instructs the possibility that an internally times refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh mode.

Publication Date: May. 2025 Revision: 1.3 69/164



Self-Refresh Entry/Exit Timing



Note:

- 1. Only NOP or DES commands
- 2. Valid commands not requiring a locked DLL
- 3. Valid commands requiring a locked DLL

Publication Date: May. 2025 Revision: 1.3 70/164



Power-Down Modes

Power-Down Entry and Exit

Power-Down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read/write operation are in progress. CKE is allowed to go low while any of other operation such as row activation, precharge or auto precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operation. Timing diagrams are shown in the below figures with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in progress commands are completed, the device will be in active Power-Down mode.

Entering Power-down deactivates the input and output buffers, excluding CK, $\overline{\text{CK}}$, ODT, CKE, and $\overline{\text{RESET}}$. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE_low will result in deactivation of command and address receivers after tCPDED has expired.

Power-Down Entry Definitions

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters
Active (A Bank or more open)	Don't Care	On	Fast	tXP to any valid command.
Precharged (All Banks Precharged)	0	Off	Slow	tXP to any valid command. Since it is in precharge state, commands here will be ACT, REF, MRS, PRE or PREA. tXPDLL to commands that need DLL to operate, such as RD, RDA or ODT control line.
Precharged (All Banks Precharged)	1	On	Fast	tXP to any valid command.


Also the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET high, and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM and ODT should be in a valid state, but all other input signals are "Don't care" (If RESET goes low during Power-Down, the DRAM will be out of PD mode and into reset state). CKE low must be maintain until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined in "Timing Parameters by Speed Bin" table.

Publication Date: May. 2025 Revision: 1.3 71/164




Active Power-Down Entry and Exit timing diagram



Note: VALID command at T0 is ACT, NOP, DES or PRE with still one bank remaining open after completion of the precharge command.


Power-Down Entry after Read and Read with Auto Precharge



Publication Date: May. 2025 Revision: 1.3 72/164




Power-Down Entry after Write with Auto Precharge




Note: tWR is programmed through MR0.

Power-Down Entry after Write






Precharge Power-Down (Fast Exit Mode) Entry and Exit




Precharge Power-Down (Slow Exit Mode) Entry and Exit




Publication Date: May. 2025 Revision: 1.3 74/164



Refresh Command to Power-Down Entry




Active Command to Power-Down Entry




Publication Date: May. 2025 Revision: 1.3 75/164



Precharge/Precharge all Command to Power-Down Entry



MRS Command to Power-Down Entry




Publication Date: May. 2025 Revision: 1.3 76/164



Power-Down clarifications - Case 1

When CKE is registered low for power-down entry, tPD(min) must be satisfied before CKE can be registered high for power-down exit. The minimum value of parameter tPD(min) is equal to the minimum value of parameter tCKE(min) as shown in "Timing Parameters by Speed Bin" table. A detailed example of Case 1 is shown in below figure.


Power-Down Entry/Exit Clarifications - Case 1



Power-Down clarifications - Case 2

For the CKE-intensive operation of repeated 'PD Slow Exit - Refresh - PD Entry' sequences, the number of clock cycles between PD Slow Exit and PD Entry may be insufficient to keep the DLL updated. Therefore, the following conditions must be met in addition to tCKE in order to maintain proper DRAM operation when the Refresh command is issued between PD Slow Exit and PD Entry. Power-down mode can be used in conjunction with the Refresh command if the following conditions are met: 1) tXP must be satisfied before issuing the REF command. 2) tXPDLL must be satisfied (referenced to the registration of PD Slow Exit) before the next power-down can be entered. A detailed example of Case 2 is shown in below figure.

Power-Down Entry/Exit Clarifications - Case 2



Publication Date: May. 2025 Revision: 1.3 77/164




On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQU, DQL, DQSU, DQSU, DQSU, DQSL, DMU and DML via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown as below.

Functional Representation of ODT



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of RTT is determined by the settings of Mode Register bits (See "MR1 Definition" and "MR2 Definition"). The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable ODT and in self-refresh mode.

ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if either of MR1 {A2, A6, A9} or MR2 {A9, A10} are non-zero. In this case, the value of RTT is determined by the settings of those bits (See "MR1 Definition").

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (except ODT is disabled by MR)
- DRAM does not use any write or read command decode information.

Termination Truth Table

ODT pin	DRAM Termination State				
0	OFF				
1	ON, (OFF, if disabled by MR1 {A2, A6, A9} and MR2{A9, A10} in general)				

Publication Date: May. 2025 Revision: 1.3 78/164



Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- · Any bank active with CKE high
- Refresh with CKE high
- · Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLonn = WL - 2; ODTLoff = WL-2.

ODT Latency and Posted ODT

In synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to the ODT Timing Parameters listed in "Timing Parameters by Speed Bin" table.

ODT Latency

Symbol	Parameter	DDR3-1866/ 2133/ 2400	Unit
ODTLon	ODT turn on Latency	WL - 2 = CWL + AL - 2	tCK
ODTLoff	ODT turn off Latency	WL - 2 = CWL + AL - 2	tCK



Timing Parameters


In synchronous ODT mode, the following timing parameters apply: ODTLon, ODTLoff, tAON min/max, tAOF min/max.

Minimum RTT turn-on time (tAON min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn-on time (tAON max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.


Minimum RTT turn-off time (tAOF min) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time (tAOF max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the write command (See the below figure). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a write command until ODT is registered low.

Synchronous ODT Timing Example for AL=3; CWL=5; ODTLon=AL+CWL-2=6; ODTLoff=AL+CWL-2=6



Synchronous ODT example with BL=4, WL=7



ODT must be held for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL=4) or ODTH8 (BL=8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered at T6, ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.


ogy Inc Publication Date: May. 2025 Revision: 1.3 80/164



ODT during Reads:

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the following figure. At cycle T15, DRAM turns on the termination when it stops driving, which is determined by tHZ. If DRAM stops driving early (i.e. tHZ is early), then tAONmin time may apply. If DRAM stops driving late (i.e. tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example.

ODT must be disabled externally during Reads by driving ODT low. (Example: CL=6; AL=CL-1=5; RL=AL+CL=11; CWL=5; ODTLon=CWL+AL-2=8; ODTLoff=CWL+AL-2=8)



Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

Functional Description

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

Two RTT values are available: RTT_Nom and RTT_WR.

- The value for RTT_Nom is preselected via bits A[9,6,2] in MR1.
- The value for RTT_WR is preselected via bits A[10,9] in MR2.

During operation without write commands, the termination is controlled as follows:

- Nominal termination strength RTT_Nom is selected.
- Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.

Publication Date: May. 2025 Revision: 1.3 81/164



When a Write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:

- A latency ODTLcnw after the write command, termination strength RTT_WR is selected.
- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF)
 after the write command, termination strength RTT Nom is selected.
- Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

The following table shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set RTT_WR, MR2[A10,A9 = [0,0], to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the Write command (See figure - "Synchronous ODT example"). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed pins	Unit
ODT turn-on Latency	ODTLon	Registering external ODT signal high	turning termination on	ODTLon=WL-2	tCK
ODT turn-off Latency	ODTLoff	registering external ODT signal low	turning termination off	ODTLoff=WL-2	tCK
ODT Latency for changing from RTT_Nom to RTT_WR	ODTLcnw	registering external write command	change RTT strength from RTT_Nom to RTT_WR	ODTLcnw=WL-2	tCK
ODT Latency for change from RTT_WR to RTT_Nom (BL=4)	ODTLcwn4	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn4=4+ODTLoff	tCK
ODT Latency for change from RTT_WR to RTT_Nom (BL=8)	ODTLcwn8	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn8=6+ODTLoff	tCK(avg)
Minimum ODT high time after ODT assertion	ODTH4	registering ODT high	ODT registered low	ODTH4=4	tCK(avg)
Minimum ODT high time after Write (BL=4)	ODTH4	registering write with ODT high	ODT registered low	ODTH4=4	tCK(avg)
Minimum ODT high time after Write (BL=8)	ODTH8	registering write with ODT high	ODT register low	ODTH8=6	tCK(avg)
RTT change skew	tADC	ODTLcnw ODTLcwn	RTT valid	tADC(min)=0.3tCK(avg) tADC(max)=0.7tCK(avg)	tCK(avg)


Note: tAOF,nom and tADC,nom are 0.5tCK (effectively adding half a clock cycle to ODTLoff, ODTcnw, and ODTLcwn)

Publication Date: May. 2025 Revision: 1.3 82/164




ODT Timing Diagrams

Dynamic ODT: Behavior with ODT being asserted before and after the write



Note: Example for BC4 (via MRS or OTF), AL=0, CWL=5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In this example ODTH4 would be satisfied if ODT went low at T8. (4 clocks after the Write command).


Dynamic ODT: Behavior without write command, AL=0, CWL=5



Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example ODTH4 is satisfied; ODT registered low at T5 would also be legal.




Dynamic ODT: Behavior with ODT pin being asserted together with write command for the duration of 6 clock cycles



Note: Example for BL8 (via MRS or OTF), AL=0, CWL=5. In this example ODTH8=6 is exactly satisfied.


Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL=0, CWL=5



Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example, ODTH4 is satisfied. ODT registered low at T5 would also be legal.



Dynamic ODT: Behavior with ODT pin being asserted together with write command for the duration of 4 clock cycles



Publication Date: May. 2025 Revision: 1.3 85/164



Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command


In asynchronous ODT mode, the following timing parameters apply: tAONPD min/max, tAOFPD min/max.

Minimum RTT turn-on time (tAONPD min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time (tAONPD max) is the point in time when the ODT resistance is fully on.

tAONPDmin and tAONPDmax are measured from ODT being sampled high.

Minimum RTT turn-off time (tAOFPDmin) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time (tAOFPDmax) is the point in time when the on-die termination has reached high impedance. tAOFPDmin and tAOFPDmax are measured from ODT being sample low.

Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ignored.



In Precharge Power Down, ODT receiver remains active; however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

Asynchronous ODT Timing Parameters for all Speed Bins

Symbol	Description	Min.	Max.	Unit
tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns

ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period

Description	Min.	Max.	
ODT to RTT min{ ODTLon * tCK + tAONmin; tAONPDmin } max{ ODTLon * tCK + tAONmax;		max{ ODTLon * tCK + tAONmax; tAONPDmax }	
turn-on delay	min{ (WL - 2) * tCK + tAONmin; tAONPDmin }	max{ (WL - 2) * tCK + tAONmax; tAONPFmax }	
ODT to RTT	min{ ODTLoff * tCK + tAOFmin; tAOFPDmin }	max{ ODTLoff * tCK + tAOFmax; tAOFPDmax }	
turn-off delay	min{ (WL - 2) * tCK + tAOFmin; tAOFPDmin }	max{ (WL - 2) * tCK + tAOFmax; tAOFPDmax }	
tANPD	WL-1		

Elite Semiconductor Microelectronics Technology Inc
Publication Date: May. 2025
Revision: 1.3 86/164



Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry


If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

The transition period is defined by the parameters tANPD and tCPDED(min). tANPD is equal to (WL-1) and is counted backwards in time from the clock cycle where CKE is first registered low. tCPDED(min) starts with the clock cycle where CKE is first registered low. The transition period begins with the starting point of tANPD and terminates at the end point of tCPDED(min). If there is a Refresh command in progress while CKE goes low, then the transition period ends at the later one of tRFC(min) after the Refresh command and the end point of tCPDED(min) (See the following figures). Please note that the actual starting point at tANPD is excluded from the transition period, and the actual end point at tCPDED(min) and tRFC(min, respectively, are included in the transition period.

ODT assertion during the transition period may result in an RTT changes as early as the smaller of tAONPDmin and (ODTLon*tCK+tAONmin) and as late as the larger of tAONPDmax and (ODTLon*tCK+tAONmax). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPDmin and (ODTLoff*tCK+tAOFmin) and as late as the larger of tAOFPDmax and (ODTLoff*tCK+tAOFmax).

Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT_A, synchronous behavior before tANPD; ODT_B has a state change during the transition period; ODT_C shows a state change after the transition period.


Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry (AL=0; CWL=5; tANPD=WL-1=4)



Publication Date: May. 2025 Revision: 1.3 87/164



Synchronous to asynchronous transition after Refresh command (AL = 0; CWL = 5; tANPD = WL - 1 = 4)



Publication Date: May. 2025 Revision: 1.3 88/164



Asynchronous to Synchronous ODT Mode transition during Power-Down Exit


If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high. tANPD is equal to (WL -1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of tAONPDmin and (ODTLon*tCK+tAONmin) and as late as the larger of tAONPDmax and (ODTLon*tCK+tAONmax). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPDmin and (ODTLoff*tCK+tAOFmin) and as late as the larger of tAOFPDmax and (ODTLoff*tCK+tAOFmax).

Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT_C, asynchronous response before tANPD; ODT_B has a state change of ODT during the transition period; ODT_A shows a state change of ODT after the transition period with synchronous response.

Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen) exit (CL=6;






Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap. In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous or asynchronous from the state of the PD entry transition period to the end of the PD exit transition period (even if the entry ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous or asynchronous from the start of the PD exit transition period to the end of the PD entry transition period.

Note that in the following figure, it is assumed that there was no Refresh command in progress when Idle state was entered.

Transition period for short CKE cycles with entry and exit period overlapping (AL=0; WL=5; tANPD=WL-1=4)



Publication Date: May. 2025 Revision: 1.3 90/164



ZQ Calibration Commands

ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron and ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and once calibration is achieved the calibrated values are transferred from calibration engine to DRAM IO which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET is allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

where TSens = $max(dRTTdT, dRONdT_M)$ and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / oC, VSens = 0.15% / mV, Tdriftrate = 1 oC / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 = ~128 \text{ms}$$

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.


All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self-refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between the devices.



ZQ Calibration Timing



Note:

- 1. CKE must be continuously registered high during the calibration procedure.
- 2. On-die termination must be disabled via the ODT signal or MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be high impedance during the calibration procedure.

ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited. (See "Input / Output Capacitance" Table)

Publication Date: May. 2025 Revision: 1.3 92/164



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Unit	Note
VDD	Voltage on VDD pin relative to VSS	-0.4 ~ 1.80	V	1,3
VDDQ	Voltage on VDDQ pin relative to VSS	-0.4 ~ 1.80	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to VSS	-0.4 ~ 1.80	V	1
T _{STG}	Storage Temperature	-55 ~ 150	°C	1,2

Note:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, when VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

DRAM Component Operating Temperature Range

Temperature Range

Symbol	Condition	Parameter	Value	Units	Notes
T _{OPER}	Commercial	Normal Operating Temperature Range	0 to 85	°C	1,2
		Extended Temperature Range	85 to 95	°C	1,3

Note:

- 1. Operating Temperature T_{OPER} is the case surface temperature on the center/top side of the DRAM.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional apply:
 - a) Refresh commands must be doubled in frequency, therefore, reducing the Refresh interval tREFI to 3.9us.
 - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0 and MR2 A7=1) or enable the optional Auto Self-Refresh mode (MR2 A6=1 and MR2 A7=0).

Publication Date: May. 2025 Revision: 1.3 93/164



AC & DC Operating Conditions

Recommended DC Operating Conditions

Symbol Parameter		Operation Voltage	Rating		Unit	Note	
- Cyllibol	rarameter	operation voltage	Min.	Тур.	Max.	Onic	Note
VDD	Supply Voltage	1.5V	1.425	1.5	1.575	V	1,2
VDDQ	Supply Voltage for Output	1.5V	1.425	1.5	1.575	V	1,2

Note:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

Publication Date: May. 2025 Revision: 1.3 94/164



AC & DC Input Measurement Levels

AC and DC Logic Input Levels for Single-Ended Signals

AC and DC Input Levels for Single-Ended Command and Address Signals

Single-Ended AC and DC Input Levels for Command and Address

O. made al	Parameter	DDR3-1866/ 2133/ 2400			Nata
Symbol	Parameter	Min.	Min. Max.		Note
VIH.CA(DC100)	DC input logic high	VREF + 0.1	VDD	V	1,5
VIL.CA(DC100)	DC input logic low	VSS	VREF - 0.1	V	1,6
VIH.CA(AC175)	AC input logic high	-	-	V	1,2,7
VIL.CA(AC175)	AC input logic low	-	-	V	1,2,8
VIH.CA(AC150)	AC input logic high	-	-	V	1,2,7
VIL.CA(AC150)	AC input logic low	-	-	V	1,2,8
VIH.CA(AC135)	AC input logic high	VREF + 0.135	Note2	V	1,2,7
VIL.CA(AC135)	AC input logic low	Note2	VREF - 0.135	V	1,2,8
VIH.CA(AC125)	AC input logic high	VREF + 0.125	Note2	V	1,2,7
VIL.CA(AC125)	AC input logic low	Note2	VREF - 0.125	V	1,2,8
VREFCA(DC)	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	V	3,4,9

Note:

- For input only pins except RESET.VREF=VREFCA(DC).
- 2. See "Overshoot and Undershoot Specifications".
- 3. The ac peak noise on VREF may not allow VREF to deviate from VREFCA(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.
- 5. VIH(DC) is used as a simplified symbol for VIH.CA(DC100).
- 6. VIL(DC) is used as a simplified symbol for VIL.CA(DC100).
- 7. VIH(AC) is used as a simplified symbol for VIH.CA(AC175), VIH.CA(AC150), VIH.CA(AC135), and VIH.CA(AC125); VIH.CA(AC175) value is used when VREF + 0.175V is referenced, VIH.CA(AC150) value is used when VREF + 0.150V is referenced, VIH.CA(AC135) value is used when VREF + 0.135V is referenced, and VIH.CA(AC125) value is used when VREF + 0.125V is referenced.
- VIL(AC) is used as a simplified symbol for VIL.CA(AC175), VIL.CA(AC150), VIL.CA(AC135) and VIL.CA(AC125);
 VIL.CA(AC175) value is used when VREF 0.175V is referenced, VIL.CA(AC150) value is used when VREF 0.150V is referenced, VIL.CA(AC135) value is used when VREF 0.135V is referenced, and VIL.CA(AC125) value is used when VREF 0.125V is referenced.
- 9. VREFCA(DC) is measured relative to VDD at the same point in time on the same device.



AC and DC Input Levels for Single-Ended Data Signals

Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Dovementer	DDR3-1866/ 2133/ 2400		DDR3-1866/ 2133/ 2400			Nata
	Parameter	Min.	Max.	Unit	Note		
VIH.DQ(DC100)	DC input logic high	VREF + 0.1	VDD	V	1,5		
VIL.DQ(DC100)	DC input logic low	VSS	VREF- 0.1	V	1,6		
VIH.DQ(AC175)	AC input logic high	-	-	V	1,2,7		
VIL.DQ(AC175)	AC input logic low	-	-	V	1,2,8		
VIH.DQ(AC150)	AC input logic high	-	-	V	1,2,7		
VIL.DQ(AC150)	AC input logic low	-	-	V	1,2,8		
VIH.DQ(AC135)	AC input logic high	VREF + 0.135	Note2	V	1,2,7		
VIL.DQ(AC135)	AC input logic low	Note2	VREF - 0.135	V	1,2,8		
VREFDQ(DC)	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	V	3,4,9		

Note:

- 1. VREF = VREFDQ(DC).
- 2. See "Overshoot and Undershoot Specifications".
- 3. The ac peak noise on VREF may not allow VREF to deviate from VREFDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.
- 5. VIH(DC) is used as a simplified symbol for VIH.DQ(DC100).
- 6. VIL(DC) is used as a simplified symbol for VIL.DQ(DC100).
- 7. VIH(AC) is used as a simplified symbol for VIH.DQ(AC175), VIH.DQ(AC150), and VIH.DQ(AC135);VIH.DQ(AC175) value is used when VREF + 0.175V is referenced, VIH.DQ(AC150) value is used when VREF + 0.150V is referenced, and VIH.DQ(AC135) value is used when VREF + 0.135V is referenced.
- 8. VIL(AC) is used as a simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150), and VIL.DQ(AC135); VIL.DQ(AC175) value is used when VREF 0.175V is referenced, VIL.DQ(AC150) value is used when VREF -0.150V is referenced, and VIL.DQ(AC135) value is used when VREF 0.135V is referenced.
- 9. VREFDQ(DC) is measured relative to VDD at the same point in time on the same device

Publication Date: May. 2025 Revision: 1.3 96/164



VREF Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages VREFCA and VREFDQ are illustrated in the following figure. It shows a valid reference voltage VREF (t) as a function of time. (VREF stands for VREFCA and VREFDQ likewise).


VREF(DC) is the linear average of VREF(t) over a very long period of time (e.g.,1 sec). This average has to meet the min/max requirement in previous page. Furthermore VREF(t) may temporarily deviate from VREF(DC) by no more than ±1% VDD.

The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC), and VIL(DC) are dependent on VREF. "VREF" shall be understood as VREF(DC).

The clarifies that dc-variations of VREF affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for VREF(DC) deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and de-rating values need to include time and voltage associated with VREF ac-noise. Timing and voltage effects due to ac-noise on VREF up to the specified limit ($\pm 1\%$ of VDD) are included in DRAM timing and their associated de-ratings.

Illustration of VREF(DC) tolerance and VREF ac-noise limits




Publication Date: May. 2025 Revision: 1.3 97/164



AC and DC Logic Input Levels for Differential Signals

Differential signal definition

Definition of differential ac-swing and "time above ac-level" tDVAC



Publication Date: May. 2025 Revision: 1.3 98/164



Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS)

Differential AC and DC Input Levels

Complete	Downworton.	DDR3-1866/	110014	Notes	
Symbol	Parameter	Min.	Max.	Unit	Notes
VIHdiff	Differential input logic high	+0.200	Note3	V	1
VILdiff	Differential input logic low	Note3	-0.200	V	1
VIHdiff(AC)	Differential input high ac	2 x (VIH(AC) – VREF)	Note3	V	2
VILdiff(AC)	Differential input low ac	Note3	2 x (VIL(AC)- VREF)	V	2

Note:

- 1. Used to define a differential signal slew-rate.
- 2. For CK CK use VIH/VIL(AC) of ADD/CMD and VREFCA; for DQS DQS , DQSL, DQSL , DQSU use VIH/VIL(AC) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also there.
- 3. These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, \overline{DQS} , DQSL, \overline{DQSL} , DQSU, \overline{DQSU} need to be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals as well as limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications".



Allowed time before ringback (tDVAC) for CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$

	DDR3-1866/ 2133/ 2400					
Slew Rate [V/ns]	tDVAC [p @ IVIH/Ldiff(AC)	tDVAC [ps] @ IVIH/Ldiff(AC)I = 300mV		[ps] : (CK-CK)only		
-	Min.	Max.	Min.	Max.		
> 4.0	134	-	139	-		
4.0	134	-	139	-		
3.0	112	-	118	-		
2.0	67	-	77	-		
1.8	52	-	63	-		
1.6	33	-	45	-		
1.4	9	-	23	-		
1.2	note	-	note	-		
1.0	note	-	note	-		
< 1.0	note	-	note	-		

Note: Rising input differential signal shall become equal to or greater than VIHdiff(AC) level and Falling input differential signal shall become equal to or less than VILdiff(AC) level.

Publication Date: May. 2025 Revision: 1.3 100/164




Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, \overline{CK} , \overline{DQS} , \overline{DQSL} , or \overline{DQSU}) has also to comply with certain requirements for single-ended signals.

CK and $\overline{\text{CK}}$ have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH (AC) / VIL (AC)) for ADD/CMD signals) in every half-cycle. DQS, DQSL, DQSU, $\overline{\text{DQS}}$, $\overline{\text{DQSU}}$ have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH (AC) / VIL (AC)) for DQ signals) in every half-cycle proceeding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH.CA (AC150)/VIL.CA (AC150) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and $\overline{\text{CK}}$.



Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU

Symbol	Parameter	DDR3-18		Notes	
		Min.	Max.	Unit	Notes
VCELL	Single-ended high level for strobes	(VDD/2) + 0.175	note3	V	1, 2
VSEH	Single-ended high level for CK, CK	(VDD/2) + 0.175	note3	V	1, 2
VCEL	Single-ended low level for strobes	note3	(VDD/2) - 0.175	V	1, 2
VSEL	Single-ended low level for CK, CK	note3	(VDD/2) - 0.175	V	1, 2

Note:

- 1. For CK, $\overline{\text{CK}}$ use VIH.CA (AC) /VIL.CA (AC) of ADD/CMD; for strobes (DQS, DQSL, DQSU, $\overline{\text{DQSU}}$, $\overline{\text{DQSU}}$) use VIH.DQ (AC)/VIL.CA (AC) of DQs.
- 2. VIH.DQ (AC)/VIL.CA (AC) for DQs is based on VREFDQ; VIH.CA (AC) /VIL.CA (AC) for ADD/CMD is based on VREFCA; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also there.
- 3. These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, \overline{DQS} , DQSL, \overline{DQSL} , DQSU, \overline{DQSU} need to be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals as well as limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"


Publication Date: May. 2025 Revision: 1.3 101/164



Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, \overline{CK} and DQS, \overline{DQS}) must meet the requirements in the following table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complete signal to the midlevel between of VDD and VSS.

VIX Definition



Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3-1866/ 2133/ 2400			Mada
		Min.	Max.	Unit	Note
V. (CK)	Differential Input Cross Point Voltage	-150	150	mV	1
V _{IX} (CK)	relative to VDD/2 for CK, CK	-175	175	mV	2
V _{IX} (DQS)	Differential Input Cross Point Voltage	150	150	mV	1
	relative to VDD/2 for DQS, DQS	-150	150		

Note:

- 1. The relation between V_{IX} Min/Max and VSEL/VSEH should satisfy following. $(VDD/2)+V_{IX}$ (Min.) - VSEL \geq 25mV $VSEH-((VDD/2)+V_{IX}$ (Max.)) \geq 25mV
- 2. Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CK and \overline{CK} are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 \pm 250mV, and when the differential slew rate of CK \overline{CK} is larger than 3V/ns.



Slew Rate Definitions for Single-Ended Input Signals

See "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals. See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.


Slew Rate Definition for Differential Input Signals

Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown below.

Differential Input Slew Rate Definition

Description	Measured		Defined by		
Description	From	То	Defined by		
Differential input slew rate for rising edge (CK-CK &	VILdiffmax	VIHdiffmin	[VIHdiffmin-VILdiffmax] / DeltaTRdiff		
DQS-DQS)	VILGIIIIIAX	VIIIGIIIIIIII	[VIIIdiiiIIIIII-VIEdiiiIIIdx] / Delta Titalii		
Differential input slew rate for falling edge (CK- CK &	VIHdiffmin	VILdiffmax	[VIHdiffmin-VILdiffmax] / DeltaTFdiff		
DQS-DQS)	VIII IQIIIIIIIII	VILGIIIIIAX	[VIII dillillilli-VIEdillillidx] / Delta II dill		
The differential signal (i.e., CK- $\overline{\text{CK}}$ & DQS- $\overline{\text{DQS}}$) must be linear between these thresholds.					

Differential Input Slew Rate Definition for DQS, DQS and CK, CK



Publication Date: May. 2025 Revision: 1.3 103/164



AC and DC Output Measurement Levels

Single Ended AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
VOH(DC)	DC output high measurement level (for IV curve linearity)	0.8xVDDQ	V	
VOM(DC)	DC output mid measurement level (for IV curve linearity)	0.5xVDDQ	V	
VOL(DC)	DC output low measurement level (fro IV curve linearity)	0.2xVDDQ	V	
VOH(AC)	AC output high measurement level (for output SR)	VTT+0.1xVDDQ	V	1
VOL(AC)	AC output low measurement level (for output SR)	VTT-0.1xVDDQ	V	1

Note:

Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
VOHdiff(AC)	AC differential output high measurement level (for output SR)	+0.2 x VDDQ	V	1
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-0.2 x VDDQ	V	1

Note:

Publication Date: May. 2025 Revision: 1.3 104/164

^{1.} The swing of \pm 0.1 x VDDQ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2.

^{1.} The swing of \pm 0.2 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT=VDDQ/2 at each of the differential outputs.




Single Ended Output Slew Rate

Single Ended Output Slew Rate Definition

Deceriation	Measured		Defined by	
Description	From	То	Defined by	
Single-ended output slew rate for rising edge	VOL(AC)	VOH(AC)	[VOH(AC)-VOL(AC)] / DeltaTRse	
Single-ended output slew rate for falling edge	VOH(AC)	VOL(AC)	[VOH(AC)-VOL(AC)] / DeltaTFse	

Note: Output slew rate is verified by design and characterization, and may not be subject to production test.



Output Slew Rate (single-ended)

Parameter	Svmbol	DDR3-1866/ 2133/ 2400		
Parameter	Symbol	Min.	Max.	Unit
Single-ended Output Slew Rate	SRQse	2.5	5 ⁽¹⁾	V/ns

Description:

SR: Slew Rate.

Q: Query Output (like in DQ, which stands for Data-in, Query -Output).

se: Single-ended signals. For Ron = $R_{ZQ}/7$ setting.

Note:

1. In two cases, a maximum slew rate of 6V/ns applis for a single DQ signal within a byte lane.

Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either form high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).

Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.

Publication Date: May. 2025 Revision: 1.3 105/164

Publication Date: May. 2025

106/164


Revision: 1.3



Differential Output Slew Rate

Differential Output Slew Rate Definition

B	Measured		Defined by		
Description	From	То	Defined by		
Differential output slew rate for rising edge	VOLdiff(AC)	VOHdiff(AC)	[VOHdiff(AC)-VOLdiff(AC)] / DeltaTRdiff		
Differential output slew rate for falling edge	VOHdiff(AC)	VOLdiff(AC)	[VOHdiff(AC)-VOLdiff(AC)] / DeltaTFdiff		
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.					



Differential Output Slew Rate

Dorometer	Symbol	DDR3-1866/ 2133/ 2400		
Parameter	Symbol	Min.	Max.	Unit
Differential Output Slew Rate	SRQdiff	5	12	V/ns

Description:

SR: Slew Rate.

Q: Query Output (like in DQ, which stands for Data-in, Query -Output). diff: Differential signals.


For Ron = $R_{ZQ}/7$ setting.



Reference Load for AC Timing and Output Slew Rate

The following figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Publication Date: May. 2025 Revision: 1.3 107/164




Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification for Address and Control Pins

Item	DDR3-1866	DDR3-2133	DDR3-2400	Units
Maximum peak amplitude allowed for overshoot area ¹		0.4		V
Maximum peak amplitude allowed for undershoot area ²	0.4			V
Maximum overshoot area above VDD	0.28	0.25	0.22	V-ns
Maximum undershoot area below VSS	0.28	0.25	0.22	V-ns

Note:

- 1. The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings.
- 2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings.



Publication Date: May. 2025 Revision: 1.3 108/164




AC Overshoot/Undershoot Specification for Clock, Data, Strobe, and Mask

Item	DDR3-1866	DDR3-2133	DDR3-2400	Units
Maximum peak amplitude allowed for overshoot area ¹		0.4		V
Maximum peak amplitude allowed for undershoot area ² 0.4			V	
Maximum overshoot area above VDDQ	0.11	0.10	0.09	V-ns
Maximum undershoot area below VSSQ	0.11	0.10	0.09	V-ns

Note:

- 1. The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings.
- 2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings.



Publication Date: May. 2025 Revision: 1.3 109/164



34 Ohm Output Driver DC Electrical Characteristics


A Functional representation of the output buffer is shown as below. Output driver impedance RON is defined by the value of the external reference resistor R_{ZQ} as follows:

 $RON_{34} = R_{ZQ} / 7$ (nominal 34.4ohms +/-10% with nominal R_{ZQ} =240ohms)

The individual pull-up and pull-down resistors (RON_{Pu} and RON_{Pd}) are defined as follows:

 $RON_{Pu} = \left[VDDQ - V_{OUT} \right] / I \ I_{OUT} \ I - \cdots - under the condition that \ RON_{Pd} \ is turned \ off \ (1)$

Output Driver: Definition of Voltages and Currents



Publication Date: May. 2025 Revision: 1.3 110/164



Output Driver DC Electrical Characteristics, assuming $R_{ZQ} = 240$ ohms; entire operating temperature range; after proper ZQ calibration

RON _{Nom} Res		V _{OUT}	Min.	Nom.	Max.	Unit	Notes
		DDR3					
		VOLdc = 0.2 x VDDQ	0.6	1.0	1.1	R _{ZQ} / 7	1,2,3
	RON _{34Pd}	VOMdc = 0.5 x VDDQ	0.9	1.0	1.1	R _{ZQ} / 7	1,2,3
24 ab		VOHdc = 0.8 x VDDQ	0.9	1.0	1.4	R _{ZQ} / 7	1,2,3
34 ohms		VOLdc = 0.2 x VDDQ	0.9	1.0	1.4	R _{ZQ} / 7	1,2,3
	RON _{34Pu}	VOMdc = 0.5 x VDDQ	0.9	1.0	1.1	R _{ZQ} / 7	1,2,3
		VOHdc = 0.8 x VDDQ	0.6	1.0	1.1	R _{ZQ} / 7	1,2,3
		VOLdc = 0.2 × VDDQ	0.6	1.0	1.1	R _{ZQ} / 6	1,2,3
	RON _{40pd}	VOMdc = 0.5 × VDDQ	0.9	1.0	1.1	R _{ZQ} / 6	1,2,3
40 along		VOHdc = 0.8 × VDDQ	0.9	1.0	1.4	R _{ZQ} / 6	1,2,3
40 ohms		VOLdc = 0.2 × VDDQ	0.9	1.0	1.4	R _{ZQ} / 6	1,2,3
	RON _{40pu}	VOMdc = 0.5 × VDDQ	0.9	1.0	1.1	R _{ZQ} / 6	1,2,3
		VOHdc = 0.8 × VDDQ	0.6	1.0	1.1	R _{ZQ} / 6	1,2,3
Mismatch between pull-up and pull-down,	MM _{PuPd}	VOMdc = 0.5 x VDDQ	-10		+10	%	1,2,4

Note:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above. e.g. calibration at 0.2 x VDDQ and 0.8 x VDDQ.
- 4. Measurement definition for mismatch between pull-up and pull-down, MM_{PuPd}:

Measure RON_{Pu} and RON_{Pd}, both at 0.5 x VDDQ:

 $MM_{PuPd} = [RON_{Pu} - RON_{Pd}] / RON_{Nom} \times 100$



Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage after calibration, the tolerance limits widen according to the following table.

Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

Note: dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

Output Driver Sensitivity Definition

Items	Min.	Max.	Unit
RON _{PU} @VOHdc	0.6 - dRONdTH*IDelta TI - dRONdVH*IDelta VI	1.1 + dRONdTH*IDelta TI - dRONdVH*IDelta VI	R _{ZQ} /7
RON@VOMdc	0.9 - dRONdTM*IDelta TI - dRONdVM*IDelta VI	1.1 + dRONdTM*IDelta TI - dRONdVM*IDelta VI	R _{ZQ} /7
RON _{PD} @VOLdc	0.6 - dRONdTL*IDelta TI - dRONdVL*IDelta VI	1.1 + dRONdTL*IDelta TI - dRONdVL*IDelta VI	R _{ZQ} /7

Output Driver Voltage and Temperature Sensitivity

Speed Bin	DDR3-1866/	l lmit	
Items	Min.	Max.	Unit
dRONdTM	0	1.5	%/°C
dRONdVM	0	0.13	%/mV
dRONdTL	0	1.5	%/°C
dRONdVL	0	0.13	%/mV
dRONdTH	0	1.5	%/°C
dRONdVH	0	0.13	%/mV

Publication Date: May. 2025 Revision: 1.3 112/164



On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6, and A2 of the MR1 Register.


ODT is applied to the DQ, DM, DQS/DQS pins.

A functional representation of the on-die termination is shown in the following figure. The individual pull-up and pull-down resistors (RTT_{Pu} and RTT_{Pd}) are defined as follows:

 $RTT_{Pu} = [VDDQ - V_{OUT}] / I I_{OUT} I$ ------ under the condition that RTT_{Pd} is turned off (3)

 $RTT_{Pd} = V_{OUT} / I I_{OUT} I$ ------ under the condition that RTT_{Pu} is turned off (4)

On-Die Termination: Definition of Voltages and Currents



ODT DC Electrical Characteristics

The following table provides an overview of the ODT DC electrical characteristics. The values for RTT_{60Pd120}, RTT_{60Pd120}, RTT_{60Pd120}, RTT_{120Pd240}, RTT_{120Pd240}, RTT_{120Pd240}, RTT_{120Pd240}, RTT_{120Pd240}, RTT_{20Pd40}, RTT_{20Pd40}, RTT_{20Pd40} are not specification requirements, but can be used as design guide lines:

Publication Date: May. 2025 Revision: 1.3 113/164



ODT DC Electrical Characteristics, assuming R_{ZQ} = 240ohms +/- 1% entire operating temperature range; after proper ZQ calibration

DDR3								
MR1 A9,A6,A2	RTT	Resistor	V _{OUT}	Min.	Nom.	Max.	Unit	Notes
			VOLdc = 0.2 x VDDQ		1	1.1	R _{ZQ}	1,2,3,4
		RTT _{120Pd240}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ}	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R _{ZQ}	1,2,3,4
0,1,0	120Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R _{ZQ}	1,2,3,4
		RTT _{120Pu240}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ}	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R _{ZQ}	1,2,3,4
		RTT ₁₂₀	VIL(AC) to VIH(AC)	0.9	1	1.6	R _{ZQ} /2	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R _{ZQ} /2	1,2,3,4
		RTT _{60Pd120}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /2	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R _{ZQ} /2	1,2,3,4
0, 0, 1	60Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R _{ZQ} /2	1,2,3,4
		RTT _{60Pu120}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /2	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R _{ZQ} /2	1,2,3,4
		RTT ₆₀	VIL(AC) to VIH(AC)	0.9	1	1.6	R _{ZQ} /4	1,2,5
		RTT _{40Pd80}	VOLdc = 0.2 x VDDQ		1	1.1	R _{ZQ} /3	1,2,3,4
			0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /3	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R _{ZQ} /3	1,2,3,4
0, 1, 1	40Ω	RTT _{40Pu80}	VOLdc = 0.2 x VDDQ	0.9	1	1.4	R _{ZQ} /3	1,2,3,4
			0.5 x VDDQ		1	1.1	R _{ZQ} /3	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R _{ZQ} /3	1,2,3,4
		RTT ₄₀	VIL(AC) to VIH(AC)	0.9	1	1.6	R _{ZQ} /6	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R _{ZQ} /4	1,2,3,4
		RTT _{30Pd60}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /4	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R _{ZQ} /4	1,2,3,4
1, 0, 1	30Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R _{ZQ} /4	1,2,3,4
		RTT _{30Pu60}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /4	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R _{ZQ} /4	1,2,3,4
		RTT ₃₀	VIL(AC) to VIH(AC)	0.9	1	1.6	R _{ZQ} /8	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R _{ZQ} /6	1,2,3,4
		RTT _{20Pd40}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /6	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R _{ZQ} /6	1,2,3,4
1, 0, 0	20Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R _{ZQ} /6	1,2,3,4
		RTT _{20Pu40}	0.5 x VDDQ	0.9	1	1.1	R _{ZQ} /6	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R _{ZQ} /6	1,2,3,4
		RTT ₂₀	VIL(AC) to VIH(AC)	0.9	1	1.6	R _{ZQ} /12	1,2,5
Deviation of V _M w	r.t. VDD	Q/2, Delta V _M		-5		+5	%	1,2,5,6

Note:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5 x VDDQ. Other calibration may be used to achieve the linearity spec shown above.
- 4. Not a specification requirement, but a design guide line.
- 5. Measurement definition for RTT:

Apply VIH(AC) to pin under test and measure current I(VIH(AC)), then apply VIL(AC) to pin under test and measure current I(VIL(AC)) respectively.

RTT = [VIH(AC) - VIL(AC)] / [I(VIH(AC)) - I(VIL(AC))]

Publication Date: May. 2025 Revision: 1.3 114/164





6. Measurement definition for V_M and Delta V_M :

Measure voltage (V_M) at test pin (midpoint) with no lead:

Delta $V_M = [2V_M / VDDQ -1] \times 100$



ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the following table.

Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

ODT Sensitivity Definition

Symbol	Min.	Max.	Unit	
RTT	0.9 - dRTTdT*IDelta TI - dRTTdV*IDelta VI	1.6 + dRTTdT*lDelta TI + dRTTdV*lDelta VI	RZQ/2,4,6,8,12	

ODT Voltage and Temperature Sensitivity


Symbol	Min.	Max.	Unit	
dRTTdT	0	1.5	%/°C	
dRTTdV	0	0.15	%/mV	
Note: These parameters may not be subject to production test. They are verified by design and characterization.				

ODT Timing Definitions

Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in the following figure.

ODT Timing Reference Load



Publication Date: May. 2025 Revision: 1.3 116/164



ODT Timing Definitions

Definitions for tAON, tAONPD, tAOF, tAOFPD, and tADC are provided in the following table and subsequent figures.


Symbol	Begin Point Definition	End Point Definition
tAON	Rising edge of CK - CK defined by the end point of ODTLon	Extrapolated point at VSSQ
tAONPD	Rising edge of CK - CK with ODT being first registered high	Extrapolated point at VSSQ
tAOF	Rising edge of CK - CK defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom
tAOFPD	Rising edge of CK - CK with ODT being first registered low	End point: Extrapolated point at VRTT_Nom
tADC	Rising edge of CK - CK defined by the end point of ODTLcnw, ODTLcwn4, or ODTLcwn8	End point: Extrapolated point at VRTT_Wr and VRTT_Nom respectively

Reference Settings for ODT Timing Measurements


	DDR3						
Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V _{SW1} [V]	V _{SW2} [V]	Note		
+A ON	RZQ/4	NA	0.05	0.10			
tAON	RZQ/12	NA	0.10	0.20			
tAONPD	RZQ/4	NA	0.05	0.10			
IAONPD	RZQ/12	NA	0.10	0.20			
tAOF	RZQ/4	NA	0.05	0.10			
IAOF	RZQ/12	NA	0.10	0.20			
*AOEDD	RZQ/4	NA	0.05	0.10			
tAOFPD	RZQ/12	NA	0.10	0.20			
tADC	RZQ/12	RZQ/2	0.20	0.30			



Definition of tAON




Definition of tAONPD




Publication Date: May. 2025 Revision: 1.3 118/164



Definition of tAOF




Definition of tAOFPD



Publication Date: May. 2025 Revision: 1.3 119/164



Definition of tADC



Publication Date: May. 2025 Revision: 1.3 120/164



Input / Output Capacitance

Comple ed	Devenuetos	1	866	2	133	24	00	l luita	Note
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
C _{IO}	Input/output capacitance (DQ, DM, DQS, DQS)	1.4	2.2	1.4	2.1	1.4	2.1	pF	1,2,3
Сск	Input capacitance, CK and CK	0.8	1.3	0.8	1.3	0.8	1.3	pF	2,3
C _{DCK}	Input capacitance delta, CK and CK	0	0.15	0	0.15	0	0.15	pF	2,3,4
C _{DDQS}	Input/output capacitance delta, DQS and DQS	0	0.15	0	0.15	0	0.15	pF	2,3,5
Cı	Input capacitance, CTRL, ADD, CMD input-only pins	0.75	1.2	0.75	1.2	0.75	1.2	pF	2,3,6
C _{DI_CTRL}	Input capacitance delta, all CTRL input-only pins	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2,3,7,8
C _{DI_ADD_CMD}	Input capacitance delta, all ADD/CMD input-only pins	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2,3,9, 10
C _{DIO}	Input/output capacitance delta, DQ, DM, DQS, DQS	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3,11
C_{ZQ}	Input/output capacitance of ZQ pin	-	3	-	3	-	3	pF	2,3,12

Note:

- 1. Although the DM pin has different functions, the loading matches DQ and DQS.
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 ("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here.
- 4. Absolute value of C_{CK} - $C\overline{c\kappa}$.
- 5. Absolute value of $C_{IO}(DQS)-C_{IO}(\overline{DQS})$.
- 6. C_I applies to ODT, $\overline{\text{CS}}$, CKE, A0-A12, BA0-BA2, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$.
- 7. C_{DI_CTRL} applies to ODT, \overline{CS} and CKE.
- 8. $C_{DI_CTRL} = C_I (CTRL) 0.5*(C_I(CLK) + C_I(\overline{CLK})).$
- 9. $C_{DI_ADD_CMD}$ applies to A0-A12, BA0-BA2, \overline{RAS} , \overline{CAS} and \overline{WE} .
- 10. $C_{DI_ADD_CMD}=C_I(ADD_CMD) 0.5*(C_I(CLK)+C_I(\overline{CLK})).$
- 11. $C_{DIO}=C_{IO}(DQ,DM) 0.5*(C_{IO}(DQS)+C_{IO}(\overline{DQS})).$
- 12. Maximum external load capacitance on ZQ pin: 5 pF.



IDD and IDDQ Specification Parameters and Test Conditions

IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. The following figure shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4R, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in following figure. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2.
- Timings used for IDD and IDDQ Measurement-Loop Patterns are provided in "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table.
- Basic IDD and IDDQ Measurement Conditions are described in "Basic IDD and IDDQ Measurement Conditions" Table.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in "IDDx Measurement-Loop Pattern" Tables.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting RON = R_{ZO}/7 (34 Ohm in MR1);

Qoff = 0B (Output Buffer enabled in MR1);

RTT_Nom = $R_{ZQ}/6$ (40 Ohm in MR1);

 $RTT_Wr = R_{ZQ}/2$ (120 Ohm in MR2);


Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.

Define D = $\{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, LOW, LOW, LOW\}$

Define $D# = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, HIGH, HIGH}$




Measurement Setup and Test Load for IDD and IDDQ Measurements



NOTE: DIMM level Output test load condition may be different from above.

Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.



Publication Date: May. 2025 Revision: 1.3 123/164



Timings used for IDD and IDDQ Measurement-Loop Patterns

Symbol	DDR3-1866 (13-13-13)	DDR3-2133 (14-14-14)	DDR3-2400 (16-16-16)	Unit
tCK	1.071	0.938	0.833	ns
CL	13	14	16	nCK
nRCD	13	14	16	nCK
nRC	45	50	57	nCK
nRAS	32	36	41	nCK
nRP	13	14	16	nCK
nFAW	33	38	43	nCK
nRRD	6	7	8	nCK
nRFC	103	118	133	nCK

Publication Date: May. 2025 Revision: 1.3 124/164



Basic IDD and IDDQ Measurement Conditions

Symbol	Description
IDD0	Operating One Bank Active-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to "IDD0 Measurement-Loop Pattern" Table; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0, 0, 1,1,2,2 Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD0 Measurement-Loop Pattern" Table
IDD1	Operating One Bank Active-Read-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ^(1, 6) ; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Bank Address Inputs, Data IO: partially toggling according to "IDD1 Measurement-Loop Pattern" Table; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0, 0, 1,1,2,2 Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD1 Measurement-Loop Pattern" Table
IDD2N	Precharge Standby Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to "IDD2N Measurement-Loop Pattern" Table; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0. Pattern Details: see "IDD2N Measurement-Loop Pattern" Table
IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to "IDD2NT Measurement-Loop Pattern" Table; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: toggling according to "IDD2NT Measurement-Loop Pattern" Table; Pattern Details: see "IDD2NT Measurement-Loop Pattern" Table
IDD2P0	Precharge Power-Down Current Slow Exit CKE: Low; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pecharge Power Down Mode: Slow Exit (3).

Publication Date: May. 2025 Revision: 1.3 125/164



IDD2P1	Precharge Power-Down Current Fast Exit CKE: Low; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pecharge Power Down Mode: Fast Exit (3).
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0.
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to "IDD3N Measurement-Loop Pattern" Table; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD3N Measurement-Loop Pattern" Table
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0.
IDD4R	Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ^(1, 6) ; AL: 0; CS: High between RD; Command, Address, Bank Address Inputs: partially toggling according to "IDD4R and IDD4W Measurement-Loop Pattern" Table; Data IO: seamless read data burst with different data between one burst and the next one according to "IDD4R and IDD4W Measurement-Loop Pattern" Table; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD4R and IDD4W Measurement-Loop Pattern" Table
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: partially toggling according to "IDD4R and IDD4W Measurement-Loop Pattern" Table; Data IO: seamless write data burst with different data between one burst and the next one according to "IDD4R and IDD4W Measurement-Loop Pattern" Table; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0, 0, 1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at HIGH; Pattern Details: see "IDD4R and IDD4W Measurement-Loop Pattern" Table

Publication Date: May. 2025 Revision: 1.3 126/164



IDD5B	Burst Refresh Current CKE: High; External clock: On; tCK, CL, nRFC: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS: High between REF; Command, Address, Bank Address Inputs: partially toggling according to "IDD5B Measurement-Loop Pattern" Table; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD5B Measurement-Loop Pattern" Table
IDD6	Self Refresh Current: Normal Temperature Range Toper: 0 - 85°C; Auto Self-Refresh (ASR): Disabled ⁽⁴⁾ ; Self-Refresh Temperature Range (SRT): Normal ⁽⁵⁾ ; CKE: Low; External clock: Off; CK and CK: LOW; CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ⁽¹⁾ ; AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: MID-LEVEL
IDD6ET	Self-Refresh Current: Extended Temperature Range (6) Toper: 0 - 95°C; Auto Self-Refresh (ASR): Disabled (4); Self-Refresh Temperature Range (SRT): Extended (5); CKE: Low; External clock: Off; CK and CK: LOW; CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8(1); AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: MID-LEVEL.
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see "Timings used for IDD and IDDQ Measurement-Loop Patterns" Table; BL: 8 ^(1, 6) ; AL: CL-1; CS: High between ACT and RDA; Command, Address, Bank Address inputs: partially toggling according to "IDD7 Measurement-Loop Pattern" Table; Data IO: read data bursts with different data between one burst and the next one according to "IDD7 Measurement-Loop Pattern" Table; DM:stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers (2); ODT Signal: stable at 0; Pattern Details: see "IDD7 Measurement-Loop Pattern" Table
IDD8	RESET Low Current RESET: LOW; External clock: Off; CK and CK: LOW; CKE: FLOATING; CS, Command, Address, Bank Address, Data IO: FLOATING; ODT Signal: FLOATING; RESET Low current reading is valid once power is stable and RESET has been LOW for at least 1ms.

Note:

- 1. Burst Length: BL8 fixed by MRS: set MR0 A[1,0] = 00B.
- 2. Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B.
- 3. Pecharge Power Down Mode: set MR0 A12 = 0B for Slow Exit or MR0 A12 = 1B for Fast Exit.
- 4. Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature.
- 5. Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range.
- 6. Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B.

Elite Semiconductor Microelectronics Technology Inc
Publication Date: May. 2025
Revision: 1.3 127/164



IDD0 Measurement-Loop Pattern¹

CK, /CK	CKE	Sub-Loop	Cycle Number	Command	sɔ/	/RAS	/CAS	WE	ОБТ	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
						repea	t patte	rn 14	until r	nRAS -	1, trur	ncate if	neces	sary		
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
		0				repea	t patte	rn 1	4 until	nRC -	1, trun	cate if	neces	sary		
		O	1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-		
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	Static High		1*nRC + 3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			re	peat p	attern	nRC +	1,,4	until 1	*nRC -	+ nRAS	S - 1, tı	runcate	e if nec	essary	•
\$	Sta		1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
						repeat	nRC +	· 1,,4	until 2	2*nRC	- 1, tru	ncate i	if nece	ssary		
		1	2*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 1 ins	stead			
		2	4*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 2 ins	stead			
		3	6*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 3 in:	stead			
		4	8*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 4 in:	stead			
		5	10*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 5 in:	stead			
		6	12*nRC				repeat	Sub-L	.oop 0,	use B	A[2:0]	= 6 in:	stead			
		7	14*nRC				repeat	Sub-L	oop 0,	use B	A[2:0]	= 7 ins	stead			

Note:

- 1. DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.
- 2. DQ signals are MID-LEVEL.

Publication Date: May. 2025 Revision: 1.3 128/164



IDD1 Measurement-Loop Pattern¹

CK, /CK	CKE	Sub-Loop	Cycle Number	Command	sɔ/	/RAS	/CAS	WE	ОВТ	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
						repe	at patt	ern 1.	4 unt	il nRC	D - 1,	trunca	ate if n	ecess	ary	
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
						repe	at patt	tern 1.	4 unt	il nRA	S - 1,	trunca	te if n	ecess	ary	
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
		0				repe	eat pat	ttern 1	4 un	til nR0	C - 1, t	runca	te if ne	cessa	ry	
		O	1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	Static High		1*nRC + 3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			1	epeat	patter	n nRC	+ 1,	., 4 un	til nR0	C + nR	CD -	1, trun	cate if	neces	ssary
유	Sta		1*nRC + nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				l	repeat	patter	n nRC	+ 1,	., 4 ur	ntil nR	C + nF	RAS -	1, trun	cate if	neces	sary
			1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
					repe	eat pat	tern n	RC +	1,, 4	until 2	2 * nR(C - 1, t	runca	te if ne	ecessa	ry
		1	2*nRC				repe	at Sub	-Loop	0, use	BA[2	2:0] =	1 inste	ead		
		2	4*nRC				repe	at Sub	-Loop	0, use	e BA[2	2:0] =	2 inste	ead		
		3	6*nRC				repe	at Sub	-Loop	0, use	BA[2	2:0] =	3 inste	ead		
		4	8*nRC				repe	at Sub	-Loop	0, use	e BA[2	2:0] =	4 inste	ead		
		5	10*nRC				repe	at Sub	-Loop	0, use	BA[2	2:0] =	5 inste	ead		
		6	12*nRC				repe	at Sub	-Loop	0, use	BA[2	2:0] =	6 inste	ead		
		7	14*nRC				repe	at Sub	-Loop	0, use	e BA[2	2:0] =	7 inste	ead		

Note:

- 1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
- 2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

Publication Date: May. 2025 Revision: 1.3 129/164



IDD2N and IDD3N Measurement-Loop Pattern¹

CK, /CK	СКЕ	Sub-Loop	Cycle Number	Command	sɔ/	/RAS	/CAS	WE	тао	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	-
		U	2	D#	1	1	1	1	0	0	0	0	0	F	0	-
			3	D#	1	1	1	1	0	0	0	0	0	F	0	-
ρ	High	1	4-7	repeat Sub-Loop 0, use BA[2:0] = 1 instead												
toggling	tic F	2	8-11				repe	at Sub	-Loop	0, use	BA[2	2:0] =	2 inste	ead		
\$	Static I	3	12-15				repe	at Sub	-Loop	0, use	BA[2	2:0] =	3 inste	ead		
		4	16-19	repeat Sub-Loop 0, use BA[2:0] = 4 instead												
		5	20-23				repe	at Sub	-Loop	0, use	BA[2	2:0] =	5 inste	ead		
		6	24-27		•	•	repe	at Sub	-Loop	0, use	BA[2	2:0] =	6 inste	ead		
		7	28-31				repe	at Sub	-Loop	0, use	BA[2	2:0] =	7 inste	ead		

Note:

- 1. DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.
- 2. DQ signals are MID-LEVEL.

IDD2NT Measurement-Loop Pattern¹

CK, /CK	CKE	Sub-Loop	Cycle Number	Command	sɔ/	/RAS	/CAS	/WE	тао	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	-
		U	2	D#	1	1	1	1	0	0	0	0	0	F	0	-
			3	D#	1	1	1	1	0	0	0	0	0	F	0	-
ور	High	1	4-7			re	epeat	Sub-L	oop 0,	but O	DT = (o and	BA[2:	0] = 1		
toggling	tic F	2	8-11			re	epeat	Sub-L	oop 0,	but O	DT = (o and	BA[2:	0] = 2		
\$	Static	3	12-15			re	epeat	Sub-L	oop 0,	but O	DT = ²	1 and	BA[2:	0] = 3		
		4	16-19	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 4												
5 20-23 repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 5																
		6	24-27			re	epeat	Sub-L	oop 0,	but O	DT = '	1 and	BA[2:	0] = 6	•	
		7	28-31			re	epeat	Sub-L	oop 0,	but O	DT = '	1 and	BA[2:	0] = 7		

Note:

- 1. DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.
- 2. DQ signals are MID-LEVEL.



IDD4R and IDDQ4R Measurement-Loop Pattern¹

ск, /ск	СКЕ	Sub-Loop	Cycle Number	Command	SO/	/RAS	/CAS	JWE	тао	BA[2:0]	A[12:11]	A[10]	[2:6]A	A[6:3]	A[2:0]	Data ²
			0	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
		0	2, 3	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
		U	4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
Б	High		6, 7	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F	1	8-15				r	epeat	Sub-L	oop 0	, but E	BA[2:0] = 1			
\$	Static I	2	16-23				r	epeat	Sub-L	oop 0	, but E	BA[2:0] = 2			
		3	24-31				r	epeat	Sub-L	_oop 0	, but E	BA[2:0] = 3			
	4 32-39 repeat Sub-Loop 0, but BA[2:0] = 4] = 4						
		5	40-47				r	epeat	Sub-L	oop 0	, but E	BA[2:0] = 5			
		6	48-55				r	epeat	Sub-L	oop 0	, but E	A[2:0] = 6			
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 6 repeat Sub-Loop 0, but BA[2:0] = 7												

Note:

- 1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
- 2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

IDD4W Measurement-Loop Pattern¹

CK, /CK	CKE	Sub-Loop	Cycle Number	Command	sɔ/	IRAS	/CAS	WE	тао	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2, 3	D#, D#	1	1	1	1	1	0	00	0	0	0	0	-
		0	4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
	Ч		5	D	1	0	0	0	1	0	00	0	0	F	0	-
toggling	Static High		6, 7	D#, D#	1	1	1	1	1	0	00	0	0	F	0	-
togć	tatic	1	8-15				ı	epeat	Sub-L	oop 0	, but E	A[2:0] = 1			
	S	2	16-23				ı	epeat	Sub-L	oop 0	, but E	A[2:0] = 2			
		3	24-31													
		4	32-39				ı	epeat	Sub-L	oop 0	, but E	A[2:0] = 4			
		5	40-47				ı	epeat	Sub-L	_oop 0	, but E	A[2:0] = 5			
		6	48-55				ı	epeat	Sub-L	oop 0	, but E	BA[2:0] = 6			
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 7												

Note:

- 1. DM must be driven LOW all the time. DQS, \overline{DQS} are used according to WR Commands, otherwise MID-LEVEL.
- 2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.



IDD5B Measurement-Loop Pattern¹

CK, /CK	CKE	doo7-qnS	Cycle Number	Command	SD/	/RAS	/CAS	WE	тао	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
	ر		58				ı	repeat	cycle	s 14	, but B	A[2:0] = 1			
ing	High		912				I	repeat	cycle	s 14	, but B	A[2:0] = 2			
toggling	Static	1	1316				I	repeat	cycles	s 14	, but B	A[2:0] = 3			
=	St		1720				I	repeat	cycle	s 14	, but B	A[2:0] = 4			
			2124				I	repeat	cycle	s 14	, but B	A[2:0] = 5			
			2528				I	repeat	cycles	s 14	, but B	A[2:0] = 6			
			2932				ı	repeat	cycle	s 14	, but B	A[2:0] = 7			
		2	33nRFC-1		ı	epeat	Sub-	Loop	1, unt	il nRF	C - 1.	Trunc	ate, if	neces	sary.	

Note:

Publication Date: May. 2025 Revision: 1.3 132/164

^{1.} DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.

^{2.} DQ signals are MID-LEVEL.



IDD7 Measurement-Loop Pattern¹

ATTENTION: Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

CK, /CK	CKE	Sub-Loop	Cycle Number	Command	SD/	/RAS	/CAS	/WE	ООТ	BA[2:0]	A[12:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
		0	1	RDA	0	1	0	1	0	0	00	1	0	0	F 0 necessary F 0 T 0 T 0 T 0 T 0 T 0 T 0 T 0 T 0 T 0	00000000
		U	2	D	1	0	0	0	0	0	00	0	0	0	0	-
			•••				repe	at abo	ove D	Comm	and u	ntil nR	RD -	1	•	
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
		4	nRRD + 1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
		1	nRRD + 2	D	1	0	0	0	0	1	00	0	0	F	0	-
							repea	t abov	e D C	omma	nd unt	il 2 * r	nRRD	- 1		
		2	2*nRRD				re	epeat	Sub-L	oop 0,	but B	A[2:0]	=2			
		3	3*nRRD				re	epeat	Sub-L	oop 1,	but B	A[2:0]	=3			
		1	/*nPPD	D	1	0	0	0	0	3	00	0	0	F	0	-
		4	4 IIKKU		Asse	ert and	l repea	at abov	ve D C	Comma	and un	til nFA	W - 1	, if ned	cessar	У
		5	nFAW				re	epeat	Sub-L	oop 0,	but B	A[2:0]	= 4			
		6	nFAW + nRRD		repeat Sub-Loop 1, but BA[2:0] = 5											
		7	nFAW + 2*nRRD	RD repeat Sub-Loop 0, but BA[2:0] = 6												
		8	nFAW + 3*nRRD				re	epeat	Sub-L	oop 1,	but B	A[2:0]	=7			
l _	Чf	۵	nFA\W + 4*nPPD	D	1	0	0	0	0	7	00	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-	
ling	ij	9			Asser	t and r	epeat	above	D Co	mman	d until	2 * nl	- AW	1, if n	ecess	ary
togo	tatic		2*nFAW + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	S	10	2*nFAW + 1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
		10	2*nFA\\\/ + 2	D	1	0	0	0	0	0	00	0	0	F	0	-
			2 III AW + 2			Rep	eat ab	ove D	Comn	nand ι	ıntil 2	* nFA\	√ + nF	RRD -	1	
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
			2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
			2 III / W III (repea	t abov	e D C	omma	ınd un	til 2 * r	ıFAW	+ 2 * 1	nRRD	-1	
		12	2*nFAW+2*nRRD				re	peat S	Sub-Lo	op 10	, but E	BA[2:0] = 2			
		13	2*nFAW+3*nRRD				re	peat S	Sub-Lo	op 11	, but E	BA[2:0] = 3			
		14	2*nFAW+4*nRRD	D	1 Asser	0 t and r	0 epeat	0 above	0 D Co	3 mman	00 d until	0 3 * nl	_			ary
		15	3*nFAW	repeat Sub-Loop 10, but BA[2:0] = 4									-			
		16	3*nFAW+nRRD					•		•						
		17	3*nFAW+2*nRRD													
		18	3*nFAW+3*nRRD					•								
1						-										
		19	3*nFAW+4*nRRD		Asser	t and r	epeat	above	D Co	mman		4 * nl	-AW -	1, if n		ary
Nata							•							•		

Note:

- 1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
- 2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

Publication Date: May. 2025 Revision: 1.3 133/164



IDD Specifications

Symbol	Parameter/Condition	DDR3-1866	DDR3-2133	DDR3-2400	Unit
IDD0	Operating Current 0 One Bank Activate -> Precharge	95	100	105	mA
IDD1	Operating Current 1 One Bank Activate -> Read -> Precharge	110	115	120	mA
IDD2P0 (SLOW)	Precharge Power-Down Current Slow Exit - MR0 bit A12 = 0	30	30	30	mA
IDD2P1(FAST)	Precharge Power-Down Current Fast Exit - MR0 bit A12 = 1	40	45	50	mA
IDD2Q	Precharge Quiet Standby Current	75	80	85	mA
IDD2N	Precharge Standby Current	75	80	85	mA
IDD2NT	Precharge Standby ODT IDDQ Current	75	80	85	mA
IDD3N	Active Standby Current	95	95	100	mA
IDD3P	Active Power-Down Current Always Fast Exit	75	80	85	mA
IDD4R	Operating Current Burst Read	170	180	220	mA
IDD4W	Operating Current Burst Write	160	175	215	mA
IDD5B	Burst Refresh Current	105	110	115	mA
IDD6	Self-Refresh Current: Normal Temperature Range (0-85°C)	20	20	20	mA
IDD6ET	Self-Refresh Current: Extended Temperature Range (0-95°C)	20	20	21	mA
IDD7	All Bank Interleave Read Current	180	180	200	mA
IDD8	Reset Low Current	16	16	16	mA

Publication Date: May. 2025 Revision: 1.3 134/164



Electrical Characteristics & AC Timing

Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{i=1}^{N} tCK_{i}\right) / N$$

where
$$N = 200$$

Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK (avg))$$

where
$$N = 200$$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK (avg))$$

where
$$N = 200$$

Publication Date: May. 2025 Revision: 1.3 135/164



Definition for tJIT(per) and tJIT(per, lck)

tJIT(per) is defined as the largest deviation of any signal tCK from tCK(avg).

tJIT(per) = Min/max of {tCKi - tCK(avg) where i = 1 to 200}.

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

Definition for tJIT(cc) and tJIT(cc, lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

tJIT(cc) = Max of |{tCKi +1 - tCKi}|.

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.

Refresh parameters

Parameter		Symbol	Value	Unit
REF command to ACT or REF command time		tRFC	110	ns
Average periodic refresh interval	tREFI	$0^{\circ}\text{C} \leq \text{T}_{\text{OPER}} \leq +85^{\circ}\text{C}$	7.8	us
Average periodic refresh interval	INEFI	$85^{\circ}\text{C} \leq \text{T}_{\text{OPER}} \leq +95^{\circ}\text{C}$	3.9	us



Standard Speed Bins

Speed Bins and Operating Conditions

	Speed Bins		DDR3-1866	6 (13-13-13)	Unit	Note		
Symbol	F	Parameter	Min	Max	- Olin	Note		
tAA	Internal read command to first data		13.91	20	ns			
tRCD	ACT to internal read or write delay time		13.91	-	ns			
tRP	PRE c	ommand period	13.91	-	ns			
tRC		to ACT or REF nmand period	47.91	-	ns			
tRAS	ACT to PRE command period		34	9*tREFI	ns			
	CL6	CWL5	2.5	3.3	ns	1,2,3,5		
	CLO	CWL6/7/8/9	Rese	erved	ns	4		
	CL7	CWL5	Rese	erved	ns	4		
		CWL6	1.875	< 2.5	ns	1,2,3,4,5		
		CWL7/8/9	Rese	Reserved		4		
		CWL5	Rese	Reserved		4		
	CL8	CL8	CWL6	1.875	< 2.5	ns	1,2,3,5	
		CWL7/8/9	Rese	Reserved		4		
		CL9		CWL5/6	Rese	erved	ns	4
			CWL7	1.5	< 1.875	ns	1,2,3,4,5	
tCK (avg)		CWL8/9	Rese	erved	ns	4		
(4.9)		CWL5/6	Rese	erved	ns	4		
	CL10	CWL7	1.5	< 1.875	ns	1,2,3,5		
		CWL8	Rese	erved	ns	4		
		CWL5/6/7	Rese	erved	ns	4		
	CL11	CWL8	1.25	< 1.5	ns	1,2,3,4,5		
		CWL9	Rese	erved	ns	4		
	01.40	CWL5/6/7/8	Rese	erved	ns	4		
	CL12	CWL9	Rese	ns	4			
	CL13	CWL5/6/7/8	Rese	erved	ns	4		
	CL13	CWL9	1.07	< 1.25	ns	1,2,3		
	Support	ed CL	6,7,8,9,1	nCK				
	Supporte	d CWL	5,6,7	7,8,9	nCK			

Publication Date: May. 2025 Revision: 1.3 137/164



	Sį	peed Bins	DDR3-2133	3 (14-14-14)	11.2	Nete	
Symbol		Parameter	Min	Max	Unit	Note	
tAA	Internal re	ad command to first data	13.09	20	ns		
tRCD	ACT to int	ernal read or write delay time	13.09	13.09 -			
tRP	PRE comr	mand period	13.09	-	ns		
tRC	ACT to ACT or REF command period		46.09	-	ns		
tRAS	ACT to PF	RE command period	33	9*tREFI	ns		
	01.0	CWL5	2.5	3.3	ns	1,2,3,6	
	CL6	CWL6/7/8/9/10	Rese	erved	ns	4	
		CWL5	Rese	erved	ns	4	
	CL7	CWL6	1.875	< 2.5	ns	1,2,3,6	
		CWL7/8/9/10	Rese	Reserved		4	
		CWL5	Reserved		ns	4	
	CL8	CWL6	1.875	< 2.5	ns	1,2,3,6	
		CWL7/8/9/10	Reserved		ns	4	
		CWL5/6	Rese	erved	ns	4	
	CL9	CWL7	1.5	< 1.875	ns	1,2,3,6	
		CWL8/9/10	Rese	erved	ns	4	
tCK		CWL5/6	Rese	erved	ns	4	
(avg)	CL10	CWL7	1.5	< 1.875	ns	1,2,3,6	
		CWL8/9/10	Rese	Reserved		4	
		CWL5/6/7	Rese	erved	ns	4	
	CL11	CWL8	1.25	< 1.5	ns	1,2,3,6	
		CWL9/10	Rese	Reserved		4	
	CL12	CWL5/6/7/8	Reserved		ns	4	
	OLIZ	CWL9/10	Rese	erved	ns	4	
		CWL5/6/7/8	Rese	erved	ns	4	
	CL13	CL13 CWL9	CWL9	1.07	< 1.25	ns	1,2,3,6
		CWL10	Rese	ns	4		
	CL44	CWL5/6/7/8/9	Rese	erved	ns	4	
	CL14	CWL10	0.938	< 1.07	ns	1,2,3	
	Su	oported CL	6,7,8,9,10,	nCK			
	Sup	ported CWL	5,6,7,	8,9,10	nCK		

Publication Date: May. 2025 Revision: 1.3 138/164



	Speed Bins Symbol Parameter		DDR3-240	0 (16-16-16)	Unit	Note
Symbol			Min	Max		Note
tAA	Internal re	ead command to first data	13.32	20	ns	
tRCD	ACT to int	ternal read or write delay time	13.32	-	ns	
tRP		mand period	13.32	_	ns	
tRC		CT or REF command period	47.32		ns	
tRAS		•				
	ACTIOP	RE command period CWL5	34	9*tREFI 3.3	ns	4007
	CL6	CWL6	2.5	erved	ns	1,2,3,7
	CLO	CWL7/8/9/10		erved	ns ns	4
		CWL5		erved	ns	4
		CWL6	1.875	< 2.5	ns	1,2,3,7
	CL7	CWL7		erved	ns	4
		CWL8/9/10			ns	4
	_	CWL5	Reserved Reserved		ns	4
	CL8	CWL6	1.875	< 2.5	ns	1,2,3,7
		CWL7		erved	ns	4
		CWL8/9/10	Reserved		ns	4
	CL9	CWL5/6	Res	erved	ns	4
		CWL7	1.5	< 1.875	ns	1,2,3,7
		CWL8	Reserved		ns	4
		CWL9/10	Reserved		ns	4
	CL10	CWL5/6	Res	erved	ns	4
tCK		CWL7	1.5	< 1.875	ns	1,2,3,7
(avg)		CWL8	Reserved		ns	4
		CWL9	Reserved		ns	4
		CWL10	Reserved		ns	4
		CWL5/6/7	Res	erved	ns	4
	CL11	CWL8	1.25	< 1.5	ns	1,2,3,7
		CWL9		erved	ns	4
		CWL10	Reserved		ns	4
		CWL5/6/7/8	Reserved		ns	4
	CL12	CWL9	Reserved		ns	4
		CWL10		erved	ns	4
	61.65	CWL5/6/7/8		erved	ns	4
	CL13	CWL9	1.07	< 1.25	ns	1,2,3,7
		CWL10	Reserved		ns	4
	CL14	CWL5/6/7/8/9		erved	ns	4
		CWL10	0.938	< 1.07	ns	1,2,3
	CL16	CWL5/6/7/8/9		erved	ns	4
		CWL12	0.833	< 0.937	ns	1,2,3,7
		pported CL		1,12,13,14,16	nCK	
	Sup	ported CWL	5,6,7,8	3,9,10,12	nCK	

Publication Date: May. 2025 Revision: 1.3 139/164



Note:

Absolute Specification (T_{OPER}; VDDQ = VDD = 1.5V +/- 0.075V.

- 1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(avg).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (3.0, 2.5, 1.875, 1.5, 1.25, 1.07 ns) when calculating CL [nCK] = tAA [ns] / tCK(Avg) [ns], rounding up to the next 'Supported CL', where tCK(avg) = 3.0 ns should only be used for CL = 5 calculation.
- 3. tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.5 ns or 1.25 ns or 1.07 ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 6. Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

Publication Date: May. 2025 Revision: 1.3 140/164



Timing Parameters by Speed Bin

VDDQ = VDD = 1.5V +/- 0.075 V

Davamatas	Comple of	DDR3-1866		DDR3-2133		DDR3-2400		Units
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ullits
Clock Timing								
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_off)	8	-	8	-	8	-	ns
Average Clock Period	tCK(avg)		Refer to	"Fundamen	tal AC Speci	fications"		
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)
Absolute Clock Period	tCK(abs)				in + tJIT(pe ax + tJIT(pe			
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)
Clock Period Jitter	JIT(per)	-60	60	-50	50	-40	40	ps
Clock Period Jitter during DLL locking period	JIT(per, lck)	-50	50	-40	40	-30	30	ps
Cycle to Cycle Period Jitter	tJIT(cc)	1	20	1	00	9	0	ps
Cycle to Cycle Period Jitter during DLL locking period	JIT(cc, lck)	100		80		70		ps
Duty Cycle Jitter	tJIT(duty)	-	-	-	-	-	-	-
Cumulative error across 2 cycles	tERR(2per)	-88	88	-74	74	-66	66	ps
Cumulative error across 3 cycles	tERR(3per)	-105	105	-87	87	-77	77	ps
Cumulative error across 4 cycles	tERR(4per)	-117	117	-97	97	-86	86	ps
Cumulative error across 5 cycles	tERR(5per)	-126	126	-105	105	-93	93	ps
Cumulative error across 6 cycles	tERR(6per)	-133	133	-111	111	-99	99	ps
Cumulative error across 7 cycles	tERR(7per)	-139	139	-116	116	-103	103	ps
Cumulative error across 8 cycles	tERR(8per)	-145	145	-121	121	-108	108	ps
Cumulative error across 9 cycles	tERR(9per)	-150	150	-125	125	-111	111	ps
Cumulative error across 10 cycles	tERR(10per)	-154	154	-128	128	-114	114	ps
Cumulative error across 11 cycles	tERR(11per)	-158	158	-132	132	-117	117	ps
Cumulative error across 12 cycles	tERR(12per)	-161	161	-134	134	-119	119	ps
Cumulative error across n = 2, 1449,50 cycles	tERR(nper)		tERR(nper) tERR(nper)r					ps

Revision: 1.3 141/164





Paramatan	0	DDR	3-1866	DDR3-2133		DDR3-2400		Hadta
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units
Data Timing								
DQS, DQS to DQ skew, per group, per access	tDQSQ	-	85	-	75		75	ps
DQ output hold time from DQS, DQS	tQH	0.38	-	0.38	-	0.38	-	tCK(avg)
DQ low-impedance time from CK, $\overline{\text{CK}}$	tLZ(DQ)	-390	195	-360	180	-330	175	ps
DQ high-impedance time from CK, $\overline{\text{CK}}$	tHZ(DQ)	-	195	-	180		175	ps
Data setup time to DQS, DQS	tDS(base) AC150 DDR3	-	-	-	-	-	-	ps
referenced to VIH (AC) / VIL(AC) levels	tDS(base) AC135 DDR3	68	-	53	-	50	-	ps
Data hold time from DQS, DQS referenced to VIH(DC) / VIL(DC) levels	tDH(base) DC100 DDR3	-	-	-	-	-	-	
DQ and DM Input pulse width for each input	tDIPW	320	-	280	-	270	-	ps

Publication Date: May. 2025 Revision: 1.3 142/164



M15F1G1664A (2S)

Demonstra	0	DDR3-1866		DDR3-2133		DDR3-2400		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units
Data Strobe Timing								
DQS, DQS differential READ Preamble	tRPRE	0.9	Note 19	0.9	Note 19	0.9	Note 19	tCK(avg)
DQS, DQS differential READ Postamble	tRPST	0.3	Note 11	0.3	Note 11	0.3	Note 11	tCK(avg)
DQS, DQS differential output high time	tQSH	0.4	-	0.4	-	0.4	-	tCK(avg)
DQS, DQS differential output low time	tQSL	0.4	-	0.4	-	0.4	-	tCK(avg)
DQS, DQS differential WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	tCK(avg)
DQS, DQS differential WRITE Postamble	tWPST	0.3	-	0.3	-	0.3	-	tCK(avg)
DQS, \overline{DQS} rising edge output access time from rising CK, \overline{CK}	tDQSCK	-195	195	-180	180	-180	180	ps
DQS and DQS low-impedance time (Referenced from RL-1)	tLZ(DQS)	-390	195	-360	180	-330	175	ps
DQS and DQS high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	195	-	180	-	175	ps
DQS, DQS differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)
DQS, DQS differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)
$\overline{\text{DQS}}$, $\overline{\text{DQS}}$ rising edge to CK, $\overline{\text{CK}}$ rising edge	tDQSS	-0.27	0.27	-0.27	0.27	-0.27	0.27	tCK(avg)
DQS, DQS falling edge setup time to CK, CK rising edge	tDSS	0.18	-	0.18	-	0.18	-	tCK(avg)
DQS, DQS falling edge hold time from CK, CK rising edge	tDSH	0.18	-	0.18	-	0.18	-	tCK(avg)

Publication Date: May. 2025 Revision: 1.3 143/164



Davamatar	Comple al	DDR3-1866		DDR3-2133		DDR3-2400		Units		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units		
Command and Address Timing										
DLL locking time	tDLLK	512	-	512	-	512	-	nCK		
Internal READ Command to PRECHARGE Command delay	tRTP	tRTPmin.: max(4tCK, 7.5ns) tRTPmax								
Delay from start of internal write transaction to internal read command	tWTR		tWTRmin.: max(4tCK, 7.5ns) tWTRmax.: -							
WRITE recovery time	tWR	15	-	15	-	15	-	ns		
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK		
Mode Register Set command update delay	tMOD			tMODmin.: m tMOI	ax(12tCK, 1 Dmax.: -	5ns)				
ACT to internal read or write delay time	tRCD									
PRE command period	tRP		_							
ACT to ACT or REF command period	tRC		Refer to "Standard Speed Bins"							
ACTIVE to PRECHARGE command period	tRAS									
CAS to CAS command delay	tCCD	4	-	4	-	5	-	nCK		
Auto precharge write recovery + precharge time	tDAL(min)	WR + round up(tRP / tCK(avg))								
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	nCK		
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4tC K, 6ns)	-	max(4tCK, 6ns)	-	max(4tC K, 6ns)	-			
Four activate window for 2KB page size	tFAW	35	-	35	-	35	-	ns		
O	tIS(base) AC175 DDR3	-	-	-	-	-	-	ps		
Command and Address setup time to CK, $\overline{\text{CK}}$ referenced to	tIS(base) AC150 DDR3	-	-	-	-	-	-	ps		
VIH(AC) / VIL(AC) levels	tIS(base) AC125 DDR3	150	-	135	-	130	-	ps		
Command and Address hold	tlH(base)									
time from CK, $\overline{\text{CK}}$ referenced	DC100	100	-	95	-	99	-	ps		
to VIH(DC) / VIL (DC) levels	DDR3									
Control and Address Input pulse width for each input	tIPW	535	-	470	-	425	-	ps		

Publication Date: May. 2025 Revision: 1.3 144/164

Davamatav	Cumala al	DDR3	3-1866	DDR	3-2133	DDR3	3-2400	Unite	Nat-	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units	Note	
Calibration Timing										
Power-up and RESET calibration time	tZQinit		tZQini	t, min: max tZQinit,	(512 tCK, 6 max: -	40ns)		-		
Normal operation Full calibration time	tZQoper		tZQoper, min: max(256 tCK, 320ns) tZQoper, max: -							
Normal operation Short calibration time	tZQCS		tZQ	CSmin: max tZQCS	x(64 tCK, 80 Smax: -	ns)		-	23	
Reset Timing										
Exit Reset from CKE HIGH to a valid command	tXPR		-							
Self Refresh Timings										
Exit Self Refresh to commands not requiring a locked DLL	tXS		tXSmin:	max(5 tCK, tXSm	tRFC(min) nax: -	+ 10ns)		-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL		ť	XSDLLmin: tXSDLI	tDLLK(min) _max: -)		nCK		
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR		tCKE	SRmin: tCl tCKESI	KE(min) + 1 Rmax: -	tCK		-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	tCKSREmin: may(5 tCK 10 ns)						-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	tCKSRXmin: max(5 tCK, 10 ns) tCKSRXmax: -					-			

Publication Date: May. 2025 Revision: 1.3 145/164



		DDR3	DDR3	DDR3-2400								
Parameter	Symbol	Min.	Max.	Min.	3-2133 Max.	Min.	Max.	Units				
Power Down Timings						·		•				
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP		1		ax(3tCK, 6ns mas: -)						
CKE minimum pulse width	tCKE	tCKE min: max(3tCK, 5ns) tCKEmax: -										
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL max(10 tCK, 24ns) tXPDLLmax: -											
Command pass disable delay	tCPDED	2	-	2	-	2	-	nCK				
Power Down Entry to Exit Timing	tPD				tCKE(min) c: 9*tREFI							
Timing of ACT command to Power Down entry	tACTPDEN	1	-	2	-	2	-	nCK				
Timing of PRE or PREA command to Power Down entry	tPRPDEN	DEN 1 - 2 - 2 -										
Timing of RD/RDA command to Power Down entry	tRDPDEN				min: RL+4+1 ENmax: -			nCK				
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN		tWRPDE		+ 4 + (tWR / ENmax: -	tCK(avg))		nCK				
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDE N	tWRAPDENmin: WL+4+WR+1 tWRAPDENmax: -										
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN		tWRPDE		+ 2 + (tWR / ENmax: -	tCK(avg))		nCK				
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDE N		tWRA		: WL + 2 +W DENmax: -	'R + 1		nCK				
Timing of REF command to Power Down entry	tREFPDEN	1	-	2	-	2	-	nCK				
Timing of MRS command to Power Down entry	tMRSPDE N		tľV		nin: tMOD(m DENmax: -	in)						
ODT Timings												
ODT turn on Latency	ODTLon			WL-2=0	WL+AL-2			nCK				
ODT turn off Latency	ODTLoff			WL-2=0	WL+AL-2			nCK				
ODT high time without write command or with write command and BC4	ODTH4			_	l4min: 4 l4max: -			nCK				
ODT high time with Write command and BL8	ODTH8				18min: 6 18max: -			nCK				
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns				
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns				
RTT turn-on	tAON	-195	195	-180	180	-180	180	ps				
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)				
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)				

Publication Date: May. 2025 Revision: 1.3 146/164

Publication Date: May. 2025

*147/*164

Revision: 1.3



Dougraph at a se	Comple of	DDR3	3-1866	DDR3	-2133	DDR3	3-2400	l lusita
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units
Write Leveling Timings								
First DQS/DQS rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	nCK
DQS/DQS delay after write leveling mode is programmed	tWLDQSE N	25	-	25	-	25	-	nCK
Write leveling setup time from rising CK, $\overline{\text{CK}}$ crossing to rising DQS, $\overline{\text{DQS}}$ crossing	tWLS	140	-	125	-	110	-	ps
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	tWLH	140	-	125	-	110	-	ps
Write leveling output delay	tWLO	0	7.5	0	7.5	0	7.5	ns
Write leveling output error	tWLOE	0	2	0	2	0	2	ns

Jitter Notes

- Unit "tCK(avg)" represents the actual tCK(avg) of the input clock under operation. Unit "nCK" represents one clock cycle of the input clock, counting the actual clock edges. Ex) tMRD=4 [nCK] means; if one Mode Register Set command is registered at Tm, anther Mode Register Set command may be registered at Tm+4, even if (Tm+4-Tm) is 4 x tCK(avg) + tERR(4per), min.
- These parameters are measured from a command/address signal (CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, ODT, BA0, A0, A1, etc) transition edge to its respective clock signal (CK/CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)) crossing to its respective clock signal (CK. $\overline{\text{CK}}$) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)) crossing.
- For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{tPARAM[ns] / tCK(avg)[ns]}, which is in clock cycles, assuming all input clock jitter specifications are satisfied.
- When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper), act of the f. input clock, where $2 \le m \le 12$. (Output derating is relative to the SDRAM input clock.)
- When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per), act of the input clock. (Output deratings are relative to the SDRAM input clock.)

Timing Parameter Notes

- Actual value dependent upon measurement level definitions see Figure "Method for calculating tWPRE transitions and endpoints" and "Method for calculating tWPST transitions and endpoints".
- 2. Commands requiring a locked DLL are: READ (and RAP) are synchronous ODT commands.
- The max values are system dependent. 3.
- WR as programmed in mode register. 4.
- Value must be rouned-up to next higher integer value. 5.
- There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI. 6.
- 7.
- For definition of RTT-on time tAON, see "Timing Parameters".
 For definition of RTT-off time tAOF, see "Timing Parameters".
 tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK to the next integer.
- 10. WR in clock cycles are programmed in MR0.
- 11. The maximum read postamble is bounded by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See Figure - "Clock to Data Strobe Relationship".
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- Value is only valid for RON34.
- 14. Single ended signal parameter.



- 15. tREFI depends on TOPER.
- 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, $\overline{\text{CK}}$ differential slew rate. Note for DQ and DM signals, VREF(DC)=VREFDQ(DC). For input only pins except $\overline{\text{RESET}}$, VREF(DC)=VREFCA(DC). See "Address / Command Setup, Hold and Derating"
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate.

 Note for DQ and DM signals, VREF(DC)=VREFDQ(DC). For input only pins except RESET, VREF(DC)=VREFCA(DC).

 See "Data Setup, Hold and Slew Rate Derating"
- 18. Start of internal write transaction is defined as follows:
 - For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
 - For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
 - For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- 19. The maximum read preamble is bound by tLZ (DQS)min on the left side and tDQSCK(max) on the right side. See Figure "Clock to Data Strobe Relationship".
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See "Power-Down clarifications Case 2".
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5% (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5%/°C, VSens = 0.15%/mV, Tdriftrate = 1 °C /sec and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \text{ x 1}) + (0.15 \text{ x15})} = 0.133 = ~128 \text{ms}$$

- 24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- 25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100ps of derating to accommodate for the lower alternate threshold of 150mV and another 25ps to account for the earlier reference point [(175mV 150mV) / 1V/ns].
- 28. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
- 29. tDQSL describes the instantaneous differential input low pulse width on DQS DQS, as measured from one falling edge to the next consecutive rising edge.
- 30. tDQSH describes the instantaneous differential input high pulse width on DQS DQS, as measured from one rising edge to the next consecutive falling edge.
- 31. tDQSH,act + tDQSL,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- 32. tDSH,act + tDSS,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

Publication Date: May. 2025 Revision: 1.3 148/164



Address / Command Setup, Hold and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value to the delta tIS and delta tIH derating value respectively.

Example: tIS (total setup time) = tIS(base) + delta tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF (DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(DC) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tlH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). Hold (tlH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded 'dc to VREF(DC) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value. For a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC. Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(AC).

For slew rates in between the values listed in following tables, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

ADD/CMD Setup and Hold Base-Values for 1V/ns

Grade	Symbol	Reference	1866	2133	2400	Units
	tIS(base) AC175	VIH/L(AC)	-	-	-	ps
	tIS(base) AC150	VIH/L(AC)	-	-	-	ps
DDR3	tIS(base) AC135	VIH/L(AC)	65	60	60	ps
	tIS(base) AC125	VIH/L(AC)	150	135	135	ps
	tIH(base) DC100	VIH/L(DC)	100	95	95	ps

Note:

- 1. AC/DC referenced for 1V/ns Address/Command slew rate and 2V/ns differential CK- CK slew rate.
- 2. The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75 ps for DDR3-1866 / 65ps for DDR3-2133 / 65ps for DDR3-2400 to accommodate for the lower alternate threshold of 125 mV and another 10 ps to account for the earlier reference point [(135 mv 125 mV) / 1 V/ns].

Elite Semiconductor Microelectronics Technology Inc
Publication Date: May. 2025
Revision: 1.3 149/164



Derating values DDR3-1866/2133/2400 tlS/tlH - AC/DC based AC135 Threshold

		∆tIS, ∆tIH derating in [ps] AC/DC based															
		AC 135 Threshold -> VIH (AC) = VREF (DC) + 135mV, VIL (AC) = VREF(DC) - 135mV															
								CK,/Ck	C Differe	ntial Sle	w Rate						
		4.0 `	V/ns	3.0	V/ns	2.0 \	V/ns	1.8 '	V/ns	1.6 \	V/ns	1.4	V/ns	1.2 V/ns		1.0	V/ns
		∆tlS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH	∆tlS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH
s)	2	68	50	68	50	68	50	76	58	84	66	92	74	100	84	108	100
(V/ns)	1.5	45	34	45	34	45	34	53	42	61	50	69	58	77	68	85	84
rate (1	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
	0.9	2	-4	2	-4	2	-4	10	4	18	12	26	20	34	30	42	46
Slew	0.8	3	-10	3	-10	3	-10	11	-2	19	6	27	14	35	24	43	40
_	0.7	6	-16	6	-16	6	-16	14	-8	22	0	30	8	38	18	46	34
Ä	0.6	9	-26	9	-26	9	-26	17	-18	25	-10	33	-2	41	8	49	24
CMD/ADD	0.5	5	-40	5	-40	5	-40	13	-32	21	-24	29	-16	37	-6	45	10
O	0.4	-3	-60	-3	-60	-3	-60	6	-52	14	-44	22	-36	30	-26	38	-10

Derating values DDR3-1866/2133/2400 tlS/tlH - AC/DC based AC125 Threshold

		∆tlS, ∆tlH derating in [ps] AC/DC based															
				AC	125 Thr	eshold -	> VIH (A	C) = VF	REF (DC	;) + 125ı	mV, VIL	(AC) = \	/REF(D	C) - 125	imV		
								CK,/Ck	C Differe	ntial Sle	w Rate						
		4.0 \	V/ns	3.0 '	V/ns	2.0 \	V/ns	1.8 '	V/ns	1.6 \	V/ns	1.4 V/ns		1.2 V/ns		1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH
s)	2	63	50	63	50	63	50	71	58	79	66	87	74	95	84	103	100
(V/ns)	1.5	42	34	42	34	42	2 34 50 42 58 50 66 58 74 68								82	84	
rate (1	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
	0.9	4	-4	4	-4	4	-4	12	4	20	12	28	20	36	30	44	46
Slew	0.8	6	-10	6	-10	6	-10	14	-2	22	6	30	14	38	24	46	40
_	0.7	11	-16	11	-16	11	-16	19	-8	27	0	35	8	43	18	51	34
CMD/ADD	0.6	16	-26	16	-26	16	-26	24	-18	32	-10	40	-2	48	8	56	24
Σ	0.5	15	-40	15	-40	15	-40	23	-32	31	-24	39	-16	47	-6	55	10
O	0.4	13	-60	13	-60	13	-60	21	-52	29	-44	37	-36	45	-26	53	-10



Required time tVAC above VIH(AC) {below VIL(AC)} for ADD/CMD transition


	DDR:	3
	1866/ 2133	:/ 2400
Slew Rate [V/ns]	tVAC @ 135mV [ps]	tVAC @ 125mV [ps]
	min	min
>2.0	168	173
2	168	173
1.5	145	152
1	100	110
0.9	85	96
0.8	66	79
0.7	42	56
0.6	10	27
0.5	Note	Note
<0.5	Note	Note

Note: Rising input signal shall become equal to or greater than VIH(AC) level and falling input signal shall become equal to or less than VIL(AC) level.

Publication Date: May. 2025 Revision: 1.3 151/164




Illustration of nominal slew rate and tVAC for setup time tIS (for ADD/CMD with respect to clock)



Publication Date: May. 2025 Revision: 1.3 152/164



Illustration of nominal slew rate for hold time tlH (for ADD/CMD with respect to clock)



$$= \frac{\text{VREF(DC) - VIL(DC)max}}{\Delta \text{ TR}}$$

$$\frac{\mathsf{VIH}(\mathsf{DC})\mathsf{min} - \mathsf{VREF}(\mathsf{DC})}{\Delta\,\mathsf{TF}}$$



Illustration of tangent line for setup time tIS (for ADD/CMD with respect to clock)







Illustration of tangent line for for hold time tlH (for ADD/CMD with respect to clock)



Hold Slew Rate
Rising Signal =
$$\frac{\text{tangent line [VREF(DC) - VIL(DC)max]}}{\Delta TR}$$

Hold Slew Rate Falling Signal =
$$\frac{\text{tangent line [VIH(DC)min - VREF(DC)]}}{\Delta \text{ TF}}$$



Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDH(base) and tDH(base) value to the delta tDS and delta tDH derating value respectively.

Example: tDS (total setup time) = tDS(base) + delta tDS

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(DC) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(DC) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC.

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(AC).

For slew rates in between the values listed in the following tables, the derating values may be obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Data Setup and Hold Base-Values

Grade	Symbol	Reference	1866	2133	2400	Units	Note
	tDS(base) AC150	VIH/L(AC) : SR =1V/ns	-	-	-	ps	2
	tDS(base) AC135	VIH/L(AC) : SR =1V/ns	-	-	-	ps	2
DDR3	tDS(base) AC135	VIH/L(AC) : SR =2V/ns	68	53	50	ps	1
	tDH(base) DC100	VIH/L(DC) : SR =1V/ns	-	-	-	ps	2
	tDH(base) DC100	VIH/L(DC) : SR =2V/ns	70	55	50	ps	1

Note:

- 1. AC/DC referenced for 2V/ns DQ-slew rate and 4V/ns DQS slew rate.
- 2. AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate.



Derating values DDR3-1866/2133/2400 tDS/tDH - AC/DC based AC135 Threshold

			△tDS, △tDH derating in [ps] AC/DC based																							
						AC	135 T	hresh	nold ->	· VIH ((AC) =	· VRE	F (DC	3) + 13	5mV,	VIL (A	AC) =	VREF	(DC)	- 135r	mV					
		DC 100 Threshold -> VIH (DC) = VREF (DC) + 100mV, VIL (DC) = VREF(DC) - 100mV																								
																_										
		DQS, /DQS Differential Slew Rate 8.0 V/ns 7.0 V/ns 6.0 V/ns 5.0 V/ns 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns																								
		8.0		_										_		_		_						_		
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
	4	34	25	34	25	34	25	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	3.5	29	21	29	21	29	21	29	21	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	3	23	17	23	17	23	17	23	17	23	17	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
ns)	2.5	-	-	14	10	14	10	14	10	14	10	14	10	-	-	-	-	-	-	-	-	-	-	-	-	
(V/ns)	2	-	-	-	-	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-	
rate	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-23	-17	-23	-17	-15	-9	-	-	-	-	-	-	-	-	
	1	-	-	-	-	-	-	-	-	-68	-50	-68	-50	-68	-50	-60	-42	-52	-34	-	-	-	-	-	-	
Slew	0.9	-	-	-	-	-	-	-	-	-	-	-66	-54	-66	-54	-58	-46	-50	-38	-42	-30	-	-	-	-	
	0.8	-	-	-	-	-	-	-	-	-	-	-	-	-64	-60	-56	-52	-48	-44	-40	-36	-32	-26	-	-	
ğ	0.7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-53	-59	-45	-51	-37	-43	-29	-33	-21	-17	
	0.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-43	-61	-35	-53	-27	-43	-19	-27	
	0.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-39	-66	-31	-56	-23	-40	
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-38	-76	-30	-60	

NOTE: Cell contents shaded in gray are defined as 'not supported'.


Required time tVAC above VIH(AC) {below VIL(AC)} for valid DQ transition

		DDR3										
Class Bata IV/real	1866	2133	2400									
Slew Rate [V/ns]	tVAC @ 135mV [ps]	tVAC @ 135mV [ps]	tVAC @ 135mV [ps]									
	min	min	min									
>2.0	93	73	73									
2	93	73	73									
1.5	70	50	50									
1	25	5	5									
0.9	Note	Note	Note									
0.8	Note	Note	Note									
0.7	-	-	-									
0.6	-	-	-									
0.5	-	-	-									
<0.5	-	-	-									

Note: Rising input signal shall become equal to or greater than VIH(AC) level and falling input signal shall become equal to or less than VIL(AC) level.



Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe)




Setup Slew Rate Falling Signal =
$$\frac{VREF(DC) - VIL(AC)max}{\Delta TF}$$

Setup Slew Rate
Rising Signal =
$$\frac{VIH(AC)min - VREF(DC)}{\Delta TR}$$



Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe)




$$= \frac{\text{VREF(DC) - VIL(DC)max}}{\Delta \text{ TR}}$$

$$\frac{\text{VIH(DC)min - VREF(DC)}}{\Delta \text{ TF}}$$




Illustration of tangent line for setup time tDS (for DQ with respect to strobe)



Publication Date: May. 2025 Revision: 1.3 160/164



Illustration of tangent line for hold time tDH (for DQ with respect to strobe)




$$\frac{\text{Hold Slew Rate}}{\text{Rising Signal}} = \frac{\text{tangent line [VREF(DC) - VIL(DC)max]}}{\Delta \text{ TR}}$$

Hold Slew Rate Falling Signal =
$$\frac{\text{tangent line [VIH(DC)min - VREF(DC)]}}{\Delta \text{ TF}}$$



PACKING DIMENSIONS

96-BALL DDR SDRAM (7.5x13 mm)



Symbol	Di	mension in n	nm	Dimension in inch						
	Min	Norm	Max	Min	Norm	Max				
Α	_	_	1.00	_	_	0.039				
A ₁	0.30	0.35	0.40	0.012	0.014	0.016				
Фь	0.40	0.45	0.50	0.016	0.018	0.020				
D	7.40	7.50	7.60	0.291	0.295	0.299				
E	12.90	13.00	13.10	0.508	0.512	0.516				
D ₁		6.40 BSC			0.252 BSC					
E ₁		12.00 BSC		0.472 BSC						
е		0.80 BSC		0.031 BSC						

Controlling dimension: Millimeter.

(Revision date: Nov172 2017)

Publication Date: May. 2025 Revision: 1.3 162/164

163/164



Revision History

Revision	Date	Description
0.1	2021.01.14	Original
1.0	2021.09.28	Delete Preliminary Add the specification of IDD
1.1	2022.01.05	Modify the specification of IDD
1.2	2025.05.13	Modify: 2400Mbps spec
1.3	2025.05.16	Modify DDR3-2400 IDD specification



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.