

APPLICATION NOTE

VACUUM FLUORESCENT DISPLAY MODULE

CHARACTER DISPLAY MODULE

M162SD13AA

GENERAL DESCRIPTION

Futaba Vacuum Fluorescent Display Module M162SD13AA, with Futaba VFD 162-SD-13INK display, produces 16 digits \times 2 rows with 5×7 dot matrix.

Consisting of a VFD, one chip controller and DC-DC/AC converter, the module can be operated by a synchronous serial interface, and only 5 voltage power source is required to operate the module.

/ Important Safety Notice

Please read this note carefully before using the product.

Warning

- The module should be disconnected from the power supply before handling.
- The power supply should be switched off before connecting or disconnecting the power or interface cables.
- The module contains electronic components that generate high voltages (approx. 40V) which may cause an electrical shock when touched.
- Do not touch the electronic components of the module with any metal objects.
- The VFD used on the module is made of glass and should be handled with care. When handling the VFD, it is recommended that cotton gloves be used.
- The module is equipped with a circuit protection.
- Under no circumstances should the module be modified or repaired.

 Any unauthorized modifications or repairs will invalidate the product warranty.
- The module should be abolished as the factory waste.

CONTENTS

1. FEATURES	1
2. SPECIFICATIONS	
2-1. GENERAL SPECIFICATIONS	1
2-2. ENVIRONMENTAL SPECIFICATIONS	1
2-3. ABSOLUTE MAXIMUM SPECIFICATIONS	1
2-4. DC ELECTRICAL SPECIFICATIONS	1
3. FUNCTIONAL DESCRIPTION	2
3-1. RESET FUNCTION	3
3-2. COMMAND FUNCTION	3~10
4. CONNECTION	11
5. TIMING CHARACTERISTICS	
5-1. WRITING WAVEFORM	12
5-2. GRID SCAN TIMING	13
5-3. RESET CONTROL WAVE	14
FIGURE-1 OUTER DIMENSION	15
FIGURE-2 CIRCUIT BLOCK DIAGRAM	16
FIGURE-3 GRID ASSIGNMENT	17
CHARACTER FONT TABLES (European Font)	18
ANODE CONNECTION	19
6. WARRANTY	20
7. CAUTIONS FOR DETERMINING AND EXPORTING REGULATED GOODS OR SERVICES	20
8. OPERATING RECOMMENDATION	20

1. FEATURES

This vacuum fluorescent display (VFD) module consists of a 16 character by 2 line, 5×7 dot matrix CIG-VFD with display, DC-DC/AC converter, and controller/driver circuitry.

A character generator ROM with 245 5×7 characters is provided along with RAM for the user to program an additional 8 characters. The luminance level of the VFD can be varied by setting two bits in the function set instruction.

Two hundred and forty five character fonts consisting of a alphabets, European font, numerals and other symbols can be displayed.

2. SPECIFICATIONS

2-1. GENERAL SPECIFICATIONS

Table-1

		Tuoic 1				
Item	Va	lue				
Number of characters	16 characte	ers × 2 lines				
Character configuration	5×7 do	t matrix				
Display Area	86.7 × 1	2.0 mm				
Character Size	$3.45 \times 5.45 \text{ mm}$					
Character Pitch	5.55 × 6.55 mm					
Dot Size	0.57×0).65 mm				
Dot Pitch	0.72 × 0	0.80 mm				
Peak Wavelength of Illumination	Green (λp=505nm)					
Luminance	Minimum 350 cd/m ²	Typical 700 cd/m²				

2-2. ENVIRONMENTAL SPECIFICATIONS

Table-2

Item	Symbol	Min.	Max.	Unit	Comment
Operating Temperature	Topr	-40	+85	°C	
Storage Temperature	Tstg	-40	+85	°C	
Operating Humidity	Hopr	20	85	%RH	Without condensation
Storage Humidity	Hstg				
Vibration	_	_	4	G	Total amplitude: 1.5mm Freq: 10-55 Hz sine wave Sweep time: 1 min./cycle Duration: 2hrs./axis (X,Y,Z)
Shock	_	_	40	G	Duration: 11ms Wave form: half sine wave 3 times/axis (X,Y,Z,-X,-Y,-Z)

2-3. ABSOLUTE MAXIMUM SPECIFICATIONS

Table-3

			<u>.</u>	1 4010 3
Item	Symbol	Min.	Max.	Unit
Supply Voltage	Vcc	-0.3	6.5	V
Input signal Voltage	$V_{ m IN}$	-0.3	Vcc+0.3	V

2-4. DC ELECTRICAL SPECIFICATIONS

Table-4

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Current	<i>I</i> cc	_	200	300	mA
Power Consumption	_	ı	1.0	1.5	W
High - Level Input Voltage	$V_{ m IH}$	0.8Vcc	-		V
Low - Level Input Voltage	$V_{ m IL}$	_	-	0.2 <i>V</i> cc	V
High - Level Input Current	$I_{ m IH}$	ı	ĺ	5.0	μΑ
Low - Level Input Current	$I_{ m IL}$	_	_	-5.0	μΑ

3. FUNCTIONAL DESCRIPTION

The following is the list of commands.

Table-5 INSTRUCTIONS TABLE

INSTRUCTION	MSI	3	1s	t By	rte		LSB MSB 2nd Byte						LSB					
INSTRUCTION	В7	В6	В5	В4	В3	B2	В1	В0	В7	В6	В5	В4	В3	В2	В1	В0		
DCRAM_A DATA WRITE	0	0	0	X4	Х3	X2	X1	X0	C7	C6	C5	C4	C3	C2	C1	C0		
DCRAM_B DATA WRITE	0	0	1	X4	Х3	X2	X1	X0	C7	С6	C5	C4	C3	C2	C1	C0		
									*	D30	D25	D20	D15	D10	D5	D0	2nd Byte	
CGRAM DATA WRITE									*	D31	D26	D21	D16	D11	D6	D1	3rd Byte	
	0	1	0	*	* *	* Y2	Y2 Y1	Y1	Y0	*	D32	D27	D22	D17	D12	D7	D2	4th Byte
										*	D33	D28	D23	D18	D13	D8	D3	5th Byte
									*	D34	D29	D24	D19	D14	D9	D4	6th Byte	
NUMBER OF DIGIT SET	1	1	1	0	0	0	*	*	0	*	*	*	F3	F2	F1	F0		
DIMMING SET	1	1	1	0	0	1	*	*	H7	Н6	Н5	H4	Н3	H2	Н1	Н0		
GRAY-LEVEL SET	1	0	1	*	*	J2	J1	J0	17	I6	I5	I4	I3	I2	I1	10		
GRAY-LEVEL ON/OFF SET	1	1	0	X4	Х3	X2	X1	X0	*	*	0	0	0	0	K1	K0		
DISPLAY LIGHT SET	1	1	1	0	1	0	LS	HS	*	*	*	*	*	*	*	*		

*: Not Relevant

Xn: Duty Timing (Digit) Address Set, n = 0 to 4

Cn: CGRAM/CGROM Character Code Bit, n = 0 to 7

Yn: CGRAM Address Bit, n = 0 to 2

Dn: CGRAM Character Code Setting, n = 0 to 34

Fn: Number of Digits Set, n = 0 to 3

Hn: Dimming Quantity Setting, n = 0 to 7

Jn: Gray-Level Register Setting, n = 0 to 2

In: Gray-Level Quantity Setting, n = 0 to 7

Kn: Each Gray-Level Enable/Disable Setting, n = 0 to 1

HS: "1": All Output (Anode, Segment) Data = "H" "0": Normal Mode

LS: "1": All Output (Anode, Segment) Data = "L" "0": Normal Mode

When data is written into the RAM (DCRAM, CGRAM or ADRAM) in a continuous manner, the addresses are automatically incremented internally.

It is therefore not necessary to specify the first byte.

3-1. RESET FUNCTION

When initialized, the internal status after power supply has been reset as follows.

Table-6 RESET FUNCTION

Instruction	At Reset Condition
DCRAM_A	DCRAM_A Address=00H ALL DCRAM_A Data=20H
DCRAM_B	DCRAM_B Address=00H ALL DCRAM_B Data=20H
CGRAM	CGRAM Address=00H ALL CGRAM Data=00H
Number of Digit Set	F3 ~ F0="1111"F6 ~ F4="000"
Dimming Set	0/255
Gray Level Set	J2 ~ J0="000" 0/255
Gray Level On / Off Set	GLRAM Address=00H K5 \sim K0="000000"(Gray Level Disable)
Display Light Set	LS="1" HS="0" (Display all off)

3-2. COMMAND FUNCTION

3-2-1. DATA CONTROL RAM (DCRAM) DATA WRITE COMMAND

The DCRAM (Include: DCRAM_A and DCRAM_B) Data Write Command is used to specify the address

of the DCRAM and writes the character code of the CGROM and CGRAM (C0 to C7 bits). The DCRAM consists of 5 address bits which are used to store the CGRAM & CGROM character codes. The character codes specified by the DCRAM are converted to a 5×7 dot matrix character pattern via the CGROM and CGRAM. The DCRAM (Include: DCRAM_A, DCRAM_B) can each store up to 24 characters (DCRAM_A = 24 characters, DCRAM_B = 24 characters). The DCRAM Data Write Command Format is shown below.

	MSE	3						LSB
1st Byte	B7	В6	B5	B4	ВЗ	B2	B1	B0
(1st)	0	0	0	X4	Х3	X2	X1	X0

DCRAM_A Data Write Mode is selected and the DCRAM_A Address is specified. (i.e. DCRAM_A Address = 0H)

or

	MSE	3						LSB
1st Byte	В7	В6	B5	B4	ВЗ	B2	B1	В0
(1st)	0	0	1	X4	Х3	X2	X1	X0


DCRAM_B Data Write Mode is selected and the DCRAM_B Address is specified. (i.e. DCRAM_B Address = 0H)

	MSE	3						LSB
2nd Byte	В7	В6	B5	B4	ВЗ	B2	B1	B0
(2nd)	C7	C6	C5	C4	СЗ	C2	C1	C0


CGROM & CGRAM Character Codes are specified. (They are written into the DCRAM Address 0H)
Please refer to Table-20

3-2-2. CGRAM DATA WRITE COMMAND

The Character Generator RAM (CGRAM) Data Write Command is used to specify the CGRAM address (00H to 07H) and write the character pattern data. It consists of 3 address bits which is used to store the 5 x 7 dot matrix character patterns. The CGRAM can store up to 8 types of character patterns which may be displayed by specifying the Character Code (DCRAM Address). The CGRAM Data Write Command Format is given below.



During a continuous data write operation from one CGRAM Address to the next, it is not necessary to specify the CGRAM address since they are automatically incremented; however, the character pattern data must be specified. The 2nd to the 6th character pattern data byte are considered as one data item, therefore 1µs is sufficient value for parameter tDOFF between bytes. Please refer to the information below.




where: Y2 (MSB) to Y0 (LSB): CGRAM Address Bits (8 Characters)
D34 (MSB) to D0 (LSB): Character Pattern Data Bits (35 outputs)

Please refer below for the CGROM Address and CGRAM Address Setting relationship.

Table-7

Y2	Y1	Y0	CGROM Address
0	0	0	RAM00(01000000B)
0	0	1	RAM01(01000001B)
0	1	0	RAM02(01000010B)
0	1	1	RAM03(01000011B)
1	0	0	RAM04(01000100B)
1	0	1	RAM05(01000101B)
1	1	0	RAM06(01000110B)
1	1	1	RAM07(01000111B)

The CGROM and CGRAM output area placement is given in the table below.



The Character Generator ROM (CGROM) consists of 8 CGROM Address bits generating 5 x 7 dot matrix character patterns. It can store up to a maximum of 248 types of character patterns.

3-2-3. NUMBER OF DIGITS SET COMMAND

The Number of Digits Set Command is used to write the number of display into the display digit register.

MSB									
1st Byte	В7	В6	B5	B4	В3	B2	B1	ВО	
	1	1	1	0	0	0	*	*	

2nd Byte B7 B6 B5 B4 B3 B2 B1 B0

0 * * * F3 F2 F1 F0

The Number of Digits Set Mode is selected and the number of digit value is specified, Universal Function set to ON/OFF.


where: F3 (MSB) to F0 (LSB): Display Duty Data Bits (16 stages)

Table-9

F3	F2	F1	FO	Digits
0	0	0	0	T1 (G1)
0	0	0	1	T1 (G1)~T2 (G2)
0	0	1	0	T1 (G1)~T3 (G3)
0	0	1	1	T1 (G1)~T4 (G4)
0	1	0	0	T1 (G1)~T5 (G5)
0	1	0	1	T1 (G1)~T6 (G6)
0	1	1	0	T1 (G1)~T7 (G7)
0	1	1	1	T1 (G1)~T8 (G8)
1	0	0	0	T1 (G1)~T9 (G9)
1	0	0	1	T1 (G1)~T10 (G10)
1	0	1	0	T1 (G1)~T11 (G11)
1	0	1	1	T1 (G1)~T12 (G12)
1	1	0	0	T1 (G1)~T13 (G13)
1	1	0	1	T1 (G1)~T14 (G14)
1	1	1	0	T1 (G1)~T15 (G15)
1	1	1	1	T1 (G1)~T16 (G16)

3-2-4. DIMMING SET COMMAND

The Dimming Set Command is used to write the display duty value to the duty cycle register. Using a 8-bit data, the display duty adjusts the contrast in 240 stages. When the power is turned ON or when the /RESET signal is inputted, the duty cycle register value is set to "0". It's advisable to always execute this command before turning on the display, after which the desired duty value may be set. The command format is given below.



	MSE	3						LSB
2nd Byte	B7	В6	B5	B4	ВЗ	B2	B1	В0
	H7	H6	H5	H4	НЗ	H2	H1	НО

Display Duty Set Mode is selected and the duty value is specified.

The relationship between the Setup Data, Controlled Grid Duty and the Synchronous Signal Quantity are given in the table below.

Table-10

Н6	H5	H4	Н3	H2	H1	НО	Dimming Quantity (Grid pin)
0	0	0	0	0	0	0	0/255 x T
0	0	0	0	0	0	1	1/255 x T
0	0	0	0	0	1	0	2/255 x T
0	0	0	0	0	1	1	3/255 x T
0	0	0	0	1	0	0	4/255 x T
	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:
1	1	0	1	1	1	1	239/255 x T
1	1	1	0	0	0	0	240/255 x T
1	1	1	0	0	0	1	240/255 x T
:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:
1	1	1	1	1	1	0	240/255 x T
1	1	1	1	1	1	1	240/255 x T
	0 0 0 0 0 : : 1 1 1 :	0 0 0 0 0 0 0 0 0 0 : : : : : : 1 1 1 1 1 1 : : : : :	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 : : : : : : : 1 1 0 1 1 1 1 1 1 : : : : : : :	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 : : : : : : : : : : 1 1 1 0 1 1 1 1 1 0 : : : : : : : : 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 : : : : : : : : : : : : 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 0 1 1 1 1 1 1 0

*default

3-2-5. GRAY-LEVEL SET COMMAND

The Gray-Level Set Command is used to write the register setting value and gray level duty value to the register. Using a 3-bit data 1st byte and 8-bit data 2nd byte, the set register adjusts the contrast in 240 stages. When the power is turned ON or when the /RESET signal is inputted, both the register are set to "0". At this time, it is necessary to set data. (Excluding "0") The data sets the "1" (enable state) or "0" (disable state). The command format is given below.

	MSE	3			LSB			
1st Byte	В7	В6	B5	B4	В3	B2	B1	B0
	1	0	1	*	*	J2	J1	J0

Table-11

J2	J1	J0	Register Setting
0	0	0	Anode(D0A~D34A)
0	0	1	Anode(D0B~D34B)
0	1	0	Don't Care
0	1	1	Don't Care
1	0	0	Don't Care
1	0	1	Don't Care
1	1	0	Don't Care
1	1	1	Don't Care

	MSE			LSB				
2nd Byte	В7	B6	B5	В4	В3	B2	B1	B0
	17	16	15	14	13	12	11	10


Table-12

17	16	15	14	13	12	I 1	10	Gray-Level Quantity
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	1	1/255
0	0	0	0	0	0	1	0	2/255
0	0	0	0	0	0	1	1	3/255
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	1	1	0	1	1	1	1	239/255
1	1	1	1	0	0	0	0	240/255
1	1	1	1	0	0	0	1	240/255
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	1	240/255

*default (Please set it excluding "0".)

3-2-6. GRAY-LEVEL ON/OFF SET COMMAND

The Gray-Level ON/OFF Set consists of 2 address bits used to store the symbol data. The symbol data specified by the GLRAM is directly outputted. The command format is given below.



Please refer to the table below for Anode/Segment (K0~K2) position and GLRAM (X0~X4) Duty Timing (Digit) Address setting relationship.

Table-13

Duty Timing (Digit) Address	Anode (D0A~D34A)	Anode (D0B~D34B)
T1 (11000000B)	ON/OFF	ON/OFF
T2 (11000001B)	ON/OFF	ON/OFF
T3 (11000010B)	ON/OFF	ON/OFF
T4 (11000011B)	ON/OFF	ON/OFF
T5 (11000100B)	ON/OFF	ON/OFF
T6 (11000101B)	ON/OFF	ON/OFF
T7 (11000110B)	ON/OFF	ON/OFF
T8 (11000111B)	ON/OFF	ON/OFF
T9 (11001000B)	ON/OFF	ON/OFF
T10 (11001001B)	ON/OFF	ON/OFF
T11 (11001010B)	ON/OFF	ON/OFF
T12 (11001011B)	ON/OFF	ON/OFF
T13 (11001100B)	ON/OFF	ON/OFF
T14 (11001101B)	ON/OFF	ON/OFF
T15 (11001110B)	ON/OFF	ON/OFF
T16 (11001111B)	ON/OFF	ON/OFF

3-2-7. DISPLAY LIGHT SET COMMAND

The Display Light Set Command is used to turn all display lights ON or OFF. All Display Lights On Mode is primarily used for testing the display. The All Display Light OFF Mode is used for the blinking display and to prevent any malfunction when the power is turned on. The command format is given below.

	MSE	3						LSB
1st Byte	В7	В6	B5	В4	ВЗ	B2	B1	B0
	1	1	1	0	1	0	LS	HS

where: HS: All Display Lights are turned ON LS: All Display Lights are turned OFF

The table below shows Segment and Anode Display Status in relation to the Display Light Set Command data.

Table-14

Bit Name	Segment and Anode Display Status
HS	"0": Normal Display Mode "1": All outputs (Anode, Segment) = "High" The duty of Grid will be follow Dimming Setting. The duty of Anode/Segment will be follow Gray-Level Setting.
LS	"0": Normal Display Mode "1": All outputs (Anode, Segment) = "Low"

4. CONNECTION

Connector : 2213R-06G-F1 (NELTRON) Applicable mating Connector : HIF3BA-6D-2.54R (HIROSE)

Connector Pin Assignment

Table-15

	1 4010 13
Pin No.	Description
1	Vcc(5V)
2	CS
3	СР
4	DA
5	RESET
6	GND

Connector Pin Specifications

Table-16

Function	Symbol	Input/Output	Description
Shift Clock Input	CP	Input	Serial data is shifted on the rising edge of CP
Serial Data Input	DA	Input	Input from LSB.
Chip Select Input	CS	Input	Serial data transfer is disabled when CS pin is "H" level.
Reset Input	RESET	Inniir	"Low" initializes all the functions. For an initial status, see Reset Function
GND Pin	GND	Input	GND

5. TIMING CHARACTERISTICS

5-1. WRITING WAVEFORM




Table-17

Parameter	Symbol	Min	Тур	Max	Unit
CP Frequency	fc	-	-	0.5	MHz
CP Pulse Width	tCPW	700	-	_	ns
CP Hold Time	tCS-CP	1000	-	-	ns
CS Hold Time	tCP-CS	1000	_	-	ns
CS Pulse Width	tCSW	1000	-	-	ns
Data Processing Time	tDOFF	2000	_	_	ns
Data Setup Time	tDS	300	_	_	ns
Deta Hold Time	tDH	300	_	_	ns

Table-18

																						ıaı	le-	10	
of code	DCRAM_B	Note	Note	Note	Note	Note	Note	Note	Note	Note	Note														
Selection of code	DCRAM_A	Note	Note	Note	Note	Note	Note	Note	Note	Note	Note														
	16G	L	Γ	Г	Г	Γ	Г	Г	Г	Γ	Γ	Г	Г	Γ	Γ	Г	Н								
	15G	Г	Г	П	Γ	Γ	Γ	Γ	Γ	Γ	L	Γ	Γ	Γ	Γ	Н	Γ								
	14G	Г	Γ	Г	Γ	Γ	Г	Г	Г	Γ	Γ	Г	Г	Γ	Н	Г	Г								
	13G	Г	Г	L	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Н	L	Γ	Γ								
	12G	Г	Γ	Г	Г	Γ	Г	Г	Г	Г	Γ	Г	Н	L	Г	Г	Г								
	11G	L	Γ	Г	Γ	Γ	Г	Г	Г	Г	Γ	Н	Γ	L	Γ	Г	Г					nse			
brid	10G 1	Г	Γ	Г	Г	Г	Г	Г	Г	Г	Н	L	Г	Г	L	Г	Г				Jon't 1120	don t			
ON/OFF timing of Grid	9G 1	L	Г	Г	Г	Г	Г	Г	Г	Н	Г	Г	Г	Г	Г	Г	Г								
F timi	9G	Г	Г	Г	Г	Г	Г	Г	H	Γ	Г	Г	Г	Г	Г	Г	Г								
N/OF	3 S	L	Г	Г	Г	Г	Г	Н	L	Г	Г	Г	Г	Г	Г	Г	Г								
	6G 7	Г	Г	Г	Г	Г	Н	Г	Г	Г	Г	Г	Г	Г	Г										
	2G 6	Г	Γ	Г	Г	Н	L	Г	Г	Γ	Г	Г	Г	Г	Г		Г								
	4G 5	Г	Г	Г	Н	L	Г	Г	Г	. 1	. 1	Г	. 1	Г	Г	. 1	. 1								
	3G 4	L l	L I	Н	L		Г	L I	L I		L			Г	L I		Г								
						I				I ,						L									
	G 2G	I	H	L L	, T	, T	T ,	, T	, L	, L	L	, T	, L	7 /	L	I ,	, T								
	ess 1G	H	Г	Г	r	1	T	Т	T	Γ	I	Г	T	T	r	T	Г								
DCRAM Address	Gray-Level ON/OFF Set Address	H00	01H	02H	03H	04H	H20	H90	H20	H80	H60	HV0	OBH	HD0	HQ0	0EH	0FH	10H	11H	12H	13H	14H	15H	16H	17H
i.i.i.	Grid Scan 1 ming	T1	T2	T3	T4	T5	T6	$L_{\rm L}$	T8	4T	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	T21	T22	T23	T24

Note) Please specify an arbitrary code from the CGROM code.

5-3. RESET CONTROL WAVE






Table-19

Item	Symbol	Min	Тур	Max	Unit
Reset Pulse Width	tWRE	2	-	-	μs
Ready Time after Reset	tREADY	3	-	-	ms








															Table-2	
MSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
LSB																
0000	RAM0															
0001	RAM1															
0010	RAM2															
0011	RAM3															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000																
1001																
1010																
1011																
1100																
1101		**														
1110		***														
1111																

ANODE CONNECTION

Table-21

	166~16
DØA	1-1 A
D1A	2-1 A
D2A	2-1 A 3-1 A
DЗA	4-1 A
D4A	4-1 A 5-1 A 1-2 A 2-2 A 3-2 A
D5A	1-2 A
D6A	2-2 A
D7A	3-2 A
D8A	4-2 A 5-2 A
D9A	5-2 A
D10A	1-3 A
D11A	2-3 A
D12A	3-3 A
D13A	4-3 A 5-3 A
D14A	5-3 A
D15A	1-4 A
D16A	2-4 A
D17A	1-4 A 2-4 A 3-4 A 4-4 A
D18A	4-4 A
D19A	5-4 A
D20A	1-5 A 2-5 A
D21A	2-5 A
D22A	3-5 A
D22A D23A	4-5 A
D24A	4-5 A 5-5 A 1-6 A 2-6 A 3-6 A 4-6 A 5-6 A
D25A	1-6 A
D26A	2-6 A
D27A	3-6 A
D28A	4-6 A
D29A	5-6 A
D24A D25A D26A D27A D28A D29A D3ØA	1-7 A
D31A	2-7 A
D32A	3-7 A
D31A D32A D33A	3-5 A 4-5 A 5-5 A 1-6 A 2-6 A 3-6 A 4-6 A 5-6 A 1-7 A 2-7 A 3-7 A 4-7 A 5-7 A
D34A	5-7 A

	16G~1G
DØB	1-1 B
D1B	2-1 B
D2B	3-1 B
D3B	4-1 B 5-1 B
D4B D5B	5-1 B
D5B	5-1 B 1-2 B 2-2 B
D6B	2-2 B
D7B	3-2 B
D8B	1-2 B 2-2 B 3-2 B 4-2 B 5-2 B
D9B	5-2 B
D10B	3-2 B 4-2 B 5-2 B 1-3 B 2-3 B
D11B	2-3 B
D12B	3-3 B
D11B D12B D13B	3-3 B 4-3 B 5-3 B 1-4 B
D14B	5-3 B
D15B	1-4 B
D16B	2-4 B
D17B	3-4 B
D18B	4-4 B
D19B	
D20B	1-5 B
D21B	2-5 B
D22B D23B	3-5 B
D23B	4-5 B 5-5 B 1-6 B 2-6 B 3-6 B 4-6 B 5-6 B 1-7 B 2-7 B 3-7 B 4-7 B 5-7 B
D24B	5-5 B
D24B D25B D26B D27B D28B D29B D30B D31B	1-6 B
D26B	2-6 B
D27B	3-6 B
D28B	4-6 B
D29B	5-6 B
D30B	1-7 B
D31B	2-7 B
D32B	3-7 B
D32B D33B D34B	4-7 B
D34B	5-7 B

6. WARRANTY

any weapon.

This display module is guaranteed for 1 year after a shipment from FUTABA.

7. CAUTIONS FOR DETERMINING AND EXPORTING REGULATED GOODS OR SERVICES

This product does not correspond to the goods or services regulated by Japan's Foreign Exchange and Foreign Trade Law. If this product is combined with other products in order to make equipment, whether this product is regulated or not is judged by such newly made equipment. We ask you to determine by yourself whether the equipment corresponds to the regulated goods when this product is incorporated in the equipment. We also ask you to confirm that this product will not be incorporated in any weapon or used for manufacturing

If you export or re-export this product, we recommend you to adopt measures for appropriate export procedures, if any.

8. OPERATING RECOMMENDATION

8-1. Since VFDs are made of glass material.

Avoid applying excessive shock or vibration beyond the specification for the module. Careful handing is essential.

8-2. Applying lower voltage than the specified may cause non activation for selected pixels.

Conversely, higher voltage may cause may non-selected pixel to be activated.

If such a phenomenon is observed, check the voltage level of the power supply.

- 8-3. Avoid plugging or unplugging the interface connection with the power on.
- 8-4. If the start up time of the supply voltage is slow, the controller may not be reset.

The supply voltage must be risen up to the specified voltage level within 30msec.

8-5. Avoid using the module where excessive noise interference is expected. Noise affects the interface signal and causes improper operation.

Keep the length of the interface cable less than 50cm (When the longer cable is required, please contact FUTABA engineering.).

8-6. When power supply is turned off, the capacitor does not discharge immediately.

The high voltage applied to the VFD must not contact the controller IC.

(The shorting of the mounted components within 30 seconds after power off may cause damage.)

8-7. When fixed pattern is displayed for long time, you may see uneven luminance.

It is recommended to change the display patterns sometimes in order to keep best display quality.

REMARKS:

The specification is subject to change without prior notice.

Your consultation with FUTABA sales office is recommended for the use of this module.