## M21x Series Multiple Frequency Clock Oscillator

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output









#### Features:

- Multiple Output Frequencies (2, 3, or 4) Selectable
- QiK Chip™ Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)

#### **Phase Lock Loop Applications:**

- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable funcionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications





#### **PIN 1 ENABLE**

Pad1: Enable/Disable or Tristate

Pad2: N/C

Pad3: Ground

Pad4: Output Q (LVPECL,LVDS,CML,HCMOS)

Pad5: Output Q (LVPECL, LVDS, CML) N/C for HCMOS

Pad6: Vcc PadA: FS0

PadB: FS1

PadC: Do not connect!

Frequency Select Truth Table							
	FS1	FS0					
Frequency 1	High	High					
Frequency 2	High	Low					
Frequency 3	Low	High					
Frequency 4	Low	Low					

Logic High = 80% Vcc min.

NOTE: Logic Low = 20% Vcc max.

#### PIN 2 ENABLE

Pad1: N/C

Pad2: Enable/Disable or Tristate

Pad3: Ground

Pad4: Output  $\underline{Q}$  (LVPECL,LVDS,CML,HCMOS)

Pad5: Output Q (LVPECL,LVDS,CML) N/C for HCMOS

Pad6: Vcc PadA: FS0 PadB: FS1

PadC: Do not connect!

SUGGESTED SOLDER PAD LAYOUT								
0.200 (5.08)								
+ + + 0.079 (2.00) • 0.087 (2.20)								
0.165 (4.20)								
0 079 (2 00)								

# M21x Series Multiple Frequency Clock Oscillator 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output

PARAMETER

Frequency Range





Condition/Notes

PECL/LVDS/CML - See Note 1

Units


MHz

Мах.


1400

50






**HCMOS Load Circuit** 



**LVDS Load Circuit** 




3.3V LVPECL Load Circuit

			10		150		CIVIOS		
	Operating Temperature	TA		-20 to +70		°C			
				-40 to +8	5	°C			
	Storage Temperature	Ts	-55		+125	°C			
	Frequency Stability	∆F/F		±25 or ±5	50	ppm	See Note 2		
	Aging				I				
	1st Year		-3		+3	ppm			
	Thereafter (per year)		I -1		+1	ppm			
	Supply Voltage	Vcc	1.71	1.8	1.89	V	1		
	Cappiy voltage	1 ***	2.375	2.5	2.625	v			
			3.135	3.3	3.465	ľ			
	Input Current	lcc	0.100	0.0	125	mΑ	LVPECL/CMOS/CML		
	I input Guirent	100			105	mA	LVDS		
	Load	<b>-</b>	+	_	103	ША	See Note 3		
s	Load		EO Ohm a ta	() (00 0)	V/da	1	LVPECL Waveform		
				50 Ohms to (Vcc –2) Vdc 100 Ohm differential load					
			100 Onm di			TF	LVDS/CML Waveform		
팅	Commence of the Control of Control		45	1	15 55	pF	CMOS Waveform		
Specifications	Symmetry (Duty Cycle)	<b>-</b>	45	-		%	@ 50% of waveform		
ı≝	Output Skew				10	ps	LVPECL		
9				<u> </u>	20	ps	LVDS, CML		
ŝ	Differential Voltage		350	425	500	mVppd	LVDS		
g				TBD	ļ		CML		
Electrical	Common Mode Output Voltage	Vcm		1.2		V	LVDS		
画	Logic "1" Level	Voh	Vcc -1.02			V	LVPECL		
			90% Vdd				HCMOS		
	Logic "0" Level	Vol			Vcc -1.63	V	LVPECL		
	-				10% Vdd		HCMOS		
	Rise/Fall Time	Tr/Tf		0.23	0.35	ns	@ 20/80% LVPECL		
					6.0	ns	Ref. 10%-90% Vdd HCMOS		
	Enable Function		80% Vcc m	in. or N/C:	output active	Output Option B			
				20% Vcc max: output disables to high-Z 20% Vcc max: output active 80% Vcc min: output disables to high-Z					
							Output Option S		
							<u> </u>		
	Frequency Selection		See Truth Table						
	Settling Time		1		10	ms	To within ± 1 ppm of frequency		
	Tristate Function	1	Input Logic	"1" or floa	ting: output act	=			
			Input Logic "0": output disables to high-Z						
	Start up Time	<b>†</b>	par Logic	10		ms			
	Phase Jitter		<del>                                     </del>	<del>                                     </del>	1	15	<del> </del>		
	@ 622.08 MHz	фЈ	+	0.50	+	ps RMS	LVPECL/LVDS/CML		
	W 022.00 WII IZ	ψυ		0.50		Parking	Integrated 12 kHz – 20 MHz		
	@ 125 MHz		<del>1</del>	<del>1                                    </del>	1.0	ps RMS	HCMOS (12 kHz – 20 MHz)		
Н	© 120 mile				1 1.0	20111110			
<del>_</del>	Mechanical Shock Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)								
Environmental	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)							
Ĕ	Hermeticity	Per MIL-STD-202, Method 112, (1x10 <sup>8</sup> atm. cc/s of Helium)							
ē	Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)							
Į.			Per BIAJ-STD-883, Wethod 1010, Condition B (-55°C to +125°C, 15 min. aweil, 10 cycles)						
ш	Solderability	Per EIAJ-	J I D-UU∠						

Note 1: Contact factory for exact frequency availability over 945 MHz.

Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this datasheet. Consult factory with nonstandard output load requirements.



Output Waveform: LVDS/CML/LVPECL

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.



### MtronPTI Lead Free Solder Profile

