M21x Series Multiple Frequency Clock Oscillator

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output

QiK Chip™

RoHS Compliant

Product Definition

M21 x x -SXXX

Product Series

Frequency Output
- **2:** Two Output
- **3:** Three Output
- **4:** Four Output

Supply Voltage
- **0:** 3.3 V
- **1:** 2.5 V
- **2:** 1.8 V

Factory Assigned to Accommodate Customer Specified Frequencies

Features:
- Multiple Output Frequencies (2, 3, or 4) - Selectable
- *QiK Chip™* Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz - 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)

Phase Lock Loop Applications:
- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable funcionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications





SUGGESTED SOLDER PAD LAYOUT



PIN 1 ENABLE
Pad1: Enable/Disable or Tristate
Pad2: N/C
Pad3: Ground
Pad4: Output Q (LVPECL,LVDS,CML,HCMOS)
Pad5: Output $\overline{Q}$ (LVPECL,LVDS,CML) N/C for HCMOS
Pad6: Vcc
PadA: FS0
PadB: FS1
PadC: Do not connect!

PIN 2 ENABLE
Pad1: N/C
Pad2: Enable/Disable or Tristate
Pad3: Ground
Pad4: Output Q (LVPECL,LVDS,CML,HCMOS)
Pad5: Output $\overline{Q}$ (LVPECL,LVDS,CML) N/C for HCMOS
Pad6: Vcc
PadA: FS0
PadB: FS1
PadC: Do not connect!

Frequency Select Truth Table

	FS1	FS0
Frequency 1	High	High
Frequency 2	High	Low
Frequency 3	Low	High
Frequency 4	Low	Low

NOTE: Logic Low = 20% Vcc max.
Logic High = 80% Vcc min.

M21x Series Multiple Frequency Clock Oscillator

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output

	PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Electrical Specifications	Frequency Range	F	50 10		1400 150	MHz	PECL/LVDS/CML - See Note 1 CMOS
	Operating Temperature	TA	-20 to +70 -40 to +85			°C °C	
	Storage Temperature	TS	-55		+125	°C	
	Frequency Stability	ΔF/F	±25 or ±50			ppm	See Note 2
	Aging 1st Year Thereafter (per year)		 -3 -1		 +3 +1	 ppm ppm	
	Supply Voltage	Vcc	1.71 2.375 3.135	1.8 2.5 3.3	1.89 2.625 3.465	V V V	
	Input Current	Icc			125 105	mA mA	LVPECL/CMOS/CML LVDS
	Load		50 Ohms to (Vcc –2) Vdc 100 Ohm differential load		 15	 pF	See Note 3 LVPECL Waveform LVDS/CML Waveform CMOS Waveform
	Symmetry (Duty Cycle)		45		55	%	@ 50% of waveform
	Output Skew				10	ps	LVPECL
					20	ps	LVDS, CML
	Differential Voltage		350	425 TBD	500	mVppd	LVDS CML
	Common Mode Output Voltage	Vcm		1.2		V	LVDS
	Logic "1" Level	Voh	Vcc -1.02			V	LVPECL
			90% Vdd				HCMOS
	Logic "0" Level	Vol			Vcc -1.63	V	LVPECL
					10% Vdd		HCMOS
	Rise/Fall Time	Tr/Tf		0.23	0.35	ns	@ 20/80% LVPECL
					6.0	ns	Ref. 10%-90% Vdd HCMOS
	Enable Function		80% Vcc min. or N/C: output active 20% Vcc max: output disables to high-Z				Output Option B
			20% Vcc max: output active 80% Vcc min: output disables to high-Z				Output Option S
	Frequency Selection		See Truth Table				
	Settling Time				10	ms	To within ± 1 ppm of frequency
	Tristate Function		Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z				
	Start up Time			10		ms	
	Phase Jitter						
	@ 622.08 MHz	ϕJ		0.50		ps RMS	LVPECL/LVDS/CML Integrated 12 kHz – 20 MHz
	@ 125 MHz				1.0	ps RMS	HCMOS (12 kHz – 20 MHz)
Environmental	**Mechanical Shock**	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)					
	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)					
	Hermeticity	Per MIL-STD-202, Method 112, ($1x10^{-8}$ atm. cc/s of Helium)					
	Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)					
	Solderability	Per EIAJ-STD-002					



HCMOS Load Circuit



LVDS Load Circuit



3.3V LVPECL Load Circuit

Note 1: Contact factory for exact frequency availability over 945 MHz.
Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.
Note 3: See Load Circuit Diagram in this datasheet. Consult factory with nonstandard output load requirements.



Output Waveform: LVDS/CML/LVPECL

MtronPTI Lead Free Solder Profile