

TFT LCD Preliminary Specification

MODEL NO.: M236H5-L01

Customer : _____

Approved by : _____

Note :

Liquid Crystal Display Division	
QRA Division.	OA Head Division.
Approval	Approval

- CONTENTS -

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 FEATURES		
1.3 APPLICATION		
1.4 GENERAL SPECIFICATIONS		
1.5 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 ELECTRICAL ABSOLUTE RATINGS		
2.2.1 TFT LCD MODULE		
2.2.2 BACKLIGHT UNIT		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD MODULE		
3.1.1 TFT LCD MODULE		
3.1.2 Vcc POWER DIP CONDITION		
3.2 BACKLIGHT UNIT		
4. BLOCK DIAGRAM	-----	11
4.1 TFT LCD MODULE		
4.2 BACKLIGHT UNIT		
5. INPUT TERMINAL PIN ASSIGNMENT	-----	12
5.1 TFT LCD MODULE (INPUT SIGNAL)		
5.2 TFT LCD MODULE (POWER)		
5.3 LVDS DATA MAPING TABLE		
5.4 PIXEL FORMAT IMAGE		
5.5 BACKLIGHT UNIT		
5.6 COLOR DATA INPUT ASSIGNMENT		
6. INTERFACE TIMING	-----	16
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. OPTICAL CHARACTERISTICS	-----	18
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		
8. PACKAGING	-----	21
8.1 PACKING SPECIFICATIONS		
8.2 PACKING METHOD		
9. DEFINITION OF LABELS	-----	23
9.1 CMO MODULE LABEL		
10. PRECAUTIONS	-----	24
10.1 ASSEMBLY AND HANDLING PRECAUTIONS		
10.2 SAFETY PRECAUTIONS		
11. MECHANICAL CHARACTERISTICS	-----	26

REVISION HISTORY

Version	Date	Section	Description
Ver 1.0	Nov,26 '08	All	M236H5-L01 Specifications was first issued .
Ver 1.1	Jan,12 '09	3.1.1	Modified electrical table.
		5.2	Added Power Connector Part No.
		11	Modified module outline drawing - Changed VR hole position. Modified module outline drawing - 1 st function pin.
Ver 1.2	Mar, 09 '09	5.2	Modified Connector Part No.
		11	Modified module outline drawing – Changed Mylar Modified module outline drawing – Modified connector Part No.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

The M236H5-L01 model is a 23.6" wide TFT-LCD module with a 4-CCFL Backlight Unit, a 15-pin power interface and a 51-pin 4ch-LVDS interface. This module supports 1920 x 1080 Full HD mode and displays up to 16.7 million colors. The inverter module for the Backlight Unit is not built in.

1.2 FEATURES

- Super wide viewing angle
- High contrast ratio
- Fast response time
- High color saturation
- Full HD (1920 x 1080 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Double frame rate (120Hz)

1.3 APPLICATION

- Workstation & desktop monitor
- Display terminals for AV application

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Diagonal size	558.68	mm	
Active Area	521.28x293.22	mm	(1)
Bezel Opening Area	525.22 (H) x 297.22 (V)	mm	
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.2715 (H) x 0.2715 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7 millions	color	-
Transmissive Mode	Normally White	-	-
Surface Treatment	Hard coating (3H), AG (Haze 25%)	-	-
Module Power Consumption	TBD	Watt	(2)

1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note	
Module Size	Horizontal(H)	544.3	544.8	545.3	mm	(1)
	Vertical(V)	320	320.5	321	mm	
	Depth(D)	18.2	18.7	19.2	mm	
Weight	-	-	2900	g		
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ± 0.5 mm as the horizontal.					

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Please refer to sec.3.1 & 3.2 in this document for more information of power consumption.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)
LCD Cell Life Time	L _{CELL}	50,000	-	Hrs	MTBF based

Note (1) Temperature and relative humidity range is shown in the figure below.


(a) 90% RH Max. ($T_a \leq 40$ °C).

(b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40$ °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C Min. and 60 °C Max.

Relative Humidity (%RH)



Note (3) 11 ms, half-sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 300 Hz, sweep rate 10 min / cycle , 30 min for X,Y,Z axis

Note (5) Upon the Vibration and Shock tests, the fixture used to hold the module must be firm and rigid enough to prevent the module from twisting or bending by the fixture.

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	Vcc	-0.3	+6.0	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1), (2), $I_L = 7.0$ mA
Lamp Current	I_L	2.0	8.0	mA_{RMS}	(1), (2)
Lamp Frequency	F_L	40	80	KHZ	

Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum values.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE


3.1.1 TFT LCD MODULE

 $T_a = 25 \pm 2 \text{ }^\circ\text{C}$


Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	-
Ripple Voltage	V _{RP}	-	-	100	mV	-
Rush Current	I _{RUSH}	-	-	(4)	A	(2)
Power Supply Current	White	-	(0.69)	(0.80)	mA	(3)a
	Black	-	(1.15)	(1.45)	mA	(3)b
	Vertical Stripe	-	(1.27)	(1.55)	mA	(3)c
Power Consumption	P _{LCD}	-	(6.35)	(7.5)	Watt	(4)
LVDS differential input voltage	V _{id}	200	-	600	mV	-
LVDS common input voltage	V _{ic}	-	1.2	-	V	-

Note (1) The module is recommended to operate within specification ranges listed above for normal function.

Note (2) Measurement Conditions:




Vcc rising time is 470 μ s



Note (3) The specified power supply current is under the conditions at $V_{cc} = 5.0\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 120\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern




Active Area



Note (4) The power consumption is specified at the pattern with the maximum current.

3.1.2 V_{cc} POWER DIP CONDITION




Dip condition: $4.0\text{ V} \leq V_{cc} \leq 4.5\text{ V}$, $T_d \leq 20\text{ ms}$

3.2 BACKLIGHT UNIT

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	V_L	810	930	1023	V_{RMS}	$I_L = (7.0) \text{ mA}$
Lamp Current	I_L	3	7.0	8	mA_{RMS}	(1)
Lamp Turn On Voltage	V_S	-	-	1480(25°C)	V_{RMS}	(2)
		-	-	1880(0°C)	V_{RMS}	(2)
Operating Frequency	F_L	40	60	80	KHz	(3)
Lamp Life Time	L_{BL}	50000	-	-	Hrs	(5) $I_L = (7.0) \text{ mA}$
Power Consumption	P_L	-	22.96	-	W	(4), $I_L = (7.0) \text{ mA}$

Note (1) Lamp current is measured by utilizing high-frequency current meters as shown below:



Note (2) The voltage that must be larger than V_S should be applied to the lamp for more than 1 second after startup. Otherwise, the lamp may not be turned on normally.

Note (3) The lamp frequency may produce interference with horizontal synchronization frequency from the display, which might cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronization frequency and its harmonics as far as possible.

Note (4) $P_L = I_L \times V_L \times 4 \text{ CCFLs}$

Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition $T_a = 25 \pm 2 \text{ } ^\circ\text{C}$ and $I_L = 7 \text{ mA}_{RMS}$ until one of the following events occurs:


- (a) When the brightness becomes or lower than 50% of its original value.
- (b) When the effective ignition length becomes $\leq 80\%$ of its original value. (The effective ignition length is a scope that luminance is over 70% of that at the center point.)

Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- The asymmetry rate of the inverter waveform should be 10% below;
- The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$;
- The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:


$$|I_p - I_{-p}| / I_{rms} * 100\%$$

* Distortion rate


$$I_p \text{ (or } I_{-p}) / I_{rms}$$

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



Note: On the same side, the same-polarity lamp voltage design for lamps is recommended.

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE (INPUT SIGNAL)

Pin	Name	Description
1	B_RXO0-	B_ Negative LVDS differential data input. Channel O0 (odd)
2	B_RXO0+	B_ Positive LVDS differential data input. Channel O0 (odd)
3	B_RXO1-	B_ Negative LVDS differential data input. Channel O1 (odd)
4	B_RXO1+	B_ Positive LVDS differential data input. Channel O1 (odd)
5	B_RXO2-	B_ Negative LVDS differential data input. Channel O2 (odd)
6	B_RXO2+	B_ Positive LVDS differential data input. Channel O2 (odd)
7	GND	Ground
8	B_RXOC-	B_ Negative LVDS differential clock input. (odd)
9	B_RXOC+	B_ Positive LVDS differential clock input. (odd)
10	GND	Ground
11	B_RXO3-	B_ Negative LVDS differential data input. Channel O3(odd)
12	B_RXO3+	B_ Positive LVDS differential data input. Channel O3 (odd)
13	GND	Ground
14	B_RXE0-	B_ Negative LVDS differential data input. Channel E0 (even)
15	B_RXE0+	B_ Positive LVDS differential data input. Channel E0 (even)
16	B_RXE1-	B_ Negative LVDS differential data input. Channel E1 (even)
17	B_RXE1+	B_ Positive LVDS differential data input. Channel E1 (even)
18	B_RXE2-	B_ Negative LVDS differential data input. Channel E2 (even)
19	B_RXE2+	B_ Positive LVDS differential data input. Channel E2 (even)
20	GND	Ground
21	B_RXEC-	B_ Negative LVDS differential clock input. (even)
22	B_RXEC+	B_ Positive LVDS differential clock input. (even)
23	GND	Ground
24	B_RXE3-	B_ Negative LVDS differential data input. Channel E3 (even)
25	B_RXE3+	B_ Positive LVDS differential data input. Channel E3 (even)
26	GND	Ground
27	F_RXO0-	F_ Negative LVDS differential data input. Channel O0 (odd)
28	F_RXO0+	F_ Positive LVDS differential data input. Channel O0 (odd)
29	F_RXO1-	F_ Negative LVDS differential data input. Channel O1 (odd)
30	F_RXO1+	F_ Positive LVDS differential data input. Channel O1 (odd)
31	F_RXO2-	F_ Negative LVDS differential data input. Channel O2 (odd)
32	F_RXO2+	F_ Positive LVDS differential data input. Channel O2 (odd)
33	GND	Ground
34	F_RXOC-	F_ Negative LVDS differential clock input. (odd)
35	F_RXOC+	F_ Positive LVDS differential clock input. (odd)
36	GND	Ground
37	F_RXO3-	F_ Negative LVDS differential data input. Channel O3(odd)
38	F_RXO3+	F_ Positive LVDS differential data input. Channel O3 (odd)
39	GND	Ground
40	F_RXE0-	F_ Negative LVDS differential data input. Channel E0 (even)
41	F_RXE0+	F_ Positive LVDS differential data input. Channel E0 (even)
42	F_RXE1-	F_ Negative LVDS differential data input. Channel E1 (even)
43	F_RXE1+	F_ Positive LVDS differential data input. Channel E1 (even)
44	F_RXE2-	F_ Negative LVDS differential data input. Channel E2 (even)
45	F_RXE2+	F_ Positive LVDS differential data input. Channel E2 (even)
46	GND	Ground
47	F_RXEC-	F_ Negative LVDS differential clock input. (even)
48	F_RXEC+	F_ Positive LVDS differential clock input. (even)
49	GND	Ground
50	F_RXE3-	F_ Negative LVDS differential data input. Channel E3 (even)
51	F_RXE3+	F_ Positive LVDS differential data input. Channel E3 (even)

Note (1) Connector Part No.: JAE FI-RE51S-HF or Compatible.

Note (2) The first pixel is odd.

Note (3) Input signal of even and odd clock should be the same timing.

5.2 TFT LCD MODULE (POWER)

Pin	Name	Description
1	NC	Not connection, this pin should be open.
2	NC	Not connection, this pin should be open.
3	NC	Not connection, this pin should be open.
4	GND	Ground
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	NC	Not connection, this pin should be open.
9	NC	Not connection, this pin should be open.
10	GND	Ground
11	Vcc	+5.0V power supply
12	Vcc	+5.0V power supply
13	Vcc	+5.0V power supply
14	Vcc	+5.0V power supply
15	Vcc	+5.0V power supply


Note (1) Connector Part No.: Yeonho 12507WR-H15L or Compatible.

5.3 LVDS DATA MAPPING TABLE

LVDS Channel O0	LVDS output	D7	D6	D4	D3	D2	D1	D0
	Data order	OG0	OR5	OR4	OR3	OR2	OR1	OR0
LVDS Channel O1	LVDS output	D18	D15	D14	D13	D12	D9	D8
	Data order	OB1	OB0	OG5	OG4	OG3	OG2	OG1
LVDS Channel O2	LVDS output	D26	D25	D24	D22	D21	D20	D19
	Data order	DE	NA	NA	OB5	OB4	OB3	OB2
LVDS Channel O3	LVDS output	D23	D17	D16	D11	D10	D5	D27
	Data order	NA	OB7	OB6	OG7	OG6	OR7	OR6
LVDS Channel E0	LVDS output	D7	D6	D4	D3	D2	D1	D0
	Data order	EG0	ER5	ER4	ER3	ER2	ER1	ER0
LVDS Channel E1	LVDS output	D18	D15	D14	D13	D12	D9	D8
	Data order	EB1	EB0	EG5	EG4	EG3	EG2	EG1
LVDS Channel E2	LVDS output	D26	D25	D24	D22	D21	D20	D19
	Data order	DE	NA	NA	EB5	EB4	EB3	EB2
LVDS Channel E3	LVDS output	D23	D17	D16	D11	D10	D5	D27
	Data order	NA	EB7	EB6	EG7	EG6	ER7	ER6

5.4 PIXEL FORMAT IMAGE

Screen Format



5.5 BACKLIGHT UNIT

Pin	Symbol	Description	Remark
1	HV	High Voltage	Pink
2	LV	Low Voltage	White
1	HV	High Voltage	Blue
2	LV	Low Voltage	Black

Note (1) Connector Part No.: YEONHO 35001HS-02L or equivalent

Note (2) User's connector Part No.: YEONHO 35001WR-02L or equivalent



5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	Green(253)	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


F_LVDS input : Left side (Front view)

B_LVDS input : Right side (Front view)

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Clock	Frequency	Fc	TBD	(74.25)	TBD	MHz	-
	Period	Tc	TBD	(16.7)	TBD	ns	-
	High Time	Tch	-	4/7	-	Tc	-
	Low Time	Tcl	-	3/7	-	Tc	-
LVDS Data	Setup Time	Tlvs	600	-	-	ps	-
	Hold Time	Tlvh	600	-	-	ps	-
Vertical Active Display Term	Frame Rate	Fr	TBD	(120)	TBD	Hz	-
	Total	Tv	TBD	(1125)	TBD	Th	Tv=Tvd+Tvb
	Display	Tvd	(1080)	(1080)	(1080)	Th	-
	Blank	Tvb	Tv-Tvd	(45)	Tv-Tvd	Th	-
Horizontal Active Display Term	Total	Th	TBD	(550)	TBD	Tc	Th=Thd+Thb
	Display	Thd	(480)	(480)	(480)	Tc	-
	Blank	Thb	Th-Thd	(40)	Th-Thd	Tc	-


Note : (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the conditions shown in the following diagram.



Timing Specifications:

- $0.5 < t_1 \leq 10$ msec
- $0 < t_2 \leq 50$ msec
- $0 < t_3 \leq 50$ msec
- $t_4 \geq 500$ msec
- $t_5 \geq 450$ msec
- $t_6 \geq 90$ msec
- $5 \leq t_7 \leq 100$ msec

Note.

- (1) The supply voltage of the external system for the module input should be the same as the definition of V_{cc}.
- (2) Please apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation of the LCD turns off, the display may, instantly, function abnormally.
- (3) In case of V_{cc} = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T₄ should be measured after the module has been fully discharged between power on/off periods.
- (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Inverter Current	I _L	7.0	mA
Inverter Driving Frequency	F _L	55	KHz
Inverter	Darfon VK.13165.101		

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Color Chromaticity	Red	Rx	$\theta_x=0^\circ, \theta_y=0^\circ$ CS-1000T R=G=B=255 Grayscale	Typ - 0.03	(0.649)	Typ + 0.03	-	(1), (5)
		Ry			(0.335)			
	Green	Gx			(0.283)			
		Gy			(0.605)			
	Blue	Bx			(0.151)			
		By			(0.073)			
	White	Wx			(0.313)			
		Wy			(0.329)			
Center Luminance of White		L _C	-	(250)	(300)	-	cd/m ²	(4), (5)
Contrast Ratio		CR	-	(700)	(1000)	-	-	(2), (6)
Response Time		T _R	$\theta_x=0^\circ, \theta_y=0^\circ$	-	(1.5)	(2.5)	ms	(3)
		T _F		-	(3.5)	(5.5)	ms	
White Variation		δW	$\theta_x=0^\circ, \theta_y=0^\circ$	-	-	(1.33)	-	(5), (6)
Viewing Angle	Horizontal	θ_{x+}	CR>10	(75)	(85)	-	Deg.	(1), (5)
		θ_{x-}		(75)	(85)	-		
	Vertical	θ_{y+}		(70)	(80)	-		
		θ_{y-}		(70)	(80)	-		

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR} (5)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Luminance of White (L_C):


Measure the luminance of gray level 255 at center point

$$L_C = L(5)$$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (6).

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 9 points

$$\delta W = \text{Maximum} [L(1) \sim L(9)] / \text{Minimum} [L(1) \sim L(9)]$$



8. PACKAGING

8.1 PACKING SPECIFICATIONS

- (1) 7 LCD modules / 1 Box
- (2) Box dimensions: 620(L) X 348(W) X 430(H) mm
- (3) Weight: approximately: 22.3kg (7 modules per box)

8.2 PACKING METHOD

- (1) Carton Packing should have no failure in the following reliability test items.

Test Item	Test Conditions	Note
Vibration	ISTA STANDARD Random, Frequency Range: 1 – 200 Hz Top & Bottom: 30 minutes (+Z), 10 min (-Z), Right & Left: 10 minutes (X) Back & Forth 10 minutes (Y)	Non Operation
Dropping Test	1 Angle, 3 Edge, 6 Face, 45.7cm	Non Operation






Figure. 8-1 Packing method

For ocean shipping


Sea / Land Transportation (40ft HQ Container)



Sea / Land Transportation (40ft Container)

**Figure. 8-2 Packing method**

For air transport

**Figure. 8-3 Packing method**

9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: M236H5-L01
 (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
 (c) CMO barcode definition:

Serial ID: XX-XX-X-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMO internal use	-
XX	Revision	Cover all the change
X	CMO internal use	-
XX	CMO internal use	-
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4... Month: 1~12=1, 2, 3, ~, 9, A, B, C Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U.
L	Product line #	Line 1=1, Line 2=2, Line 3=3, ...
NNNN	Serial number	Manufacturing sequence of product

- (d) Customer's barcode definition:

Serial ID: CM-23H51-X-X-X-XX-L-XX-L-YMD-NNNN

Code	Meaning	Description
CM	Supplier code	CMO=CM
23H51	Model number	M236H5-L01= 23H51
X	Revision code	Non ZBD: 1,2,~,8,9 / ZBD: A~Z
X	Source driver IC code	Century=1, CLL=2, Demos=3, Epson=4, Fujitsu=5, Himax=6, Hitachi=7, Hynix=8, LDI=9, Matsushita=A, NEC=B, Novatec=C, OKI=D, Philips=E, Renasas=F, Samsung=G, Sanyo=H, Sharp=I, TI=J, Topro=K, Toshiba=L, Windbond=M
X	Gate driver IC code	TI=J, Topro=K, Toshiba=L, Windbond=M
XX	Cell location	Tainan, Taiwan=TN ; Ningbo, China=CN
L	Cell line #	1,2,~,9,A,B,~,Y,Z
XX	Module location	Tainan, Taiwan=TN ; Ningbo, China=NP
L	Module line #	1,2,~,9,A,B,~,Y,Z
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4... Month: 1~12=1, 2, 3, ~, 9, A, B, C Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, T, U, V
NNNN	Serial number	By LCD supplier

- (e) FAB ID(UL Factory ID):

Region	Factory ID
TWCMO	GEMN
NBCMO	LEOO
NBCME	CANO
NHCMO	CAPG

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 OTHER

- (1) When fixed patterns are displayed for a long time, remnant image is likely to occur.




SECTION F
SCALE 3:1


18.70 ± 0.50


8.50 ± 0.30

12.65 ± 0.50



8.50 ± 0.30





SCALE 1:2

NOTE:
 1. SIDE MOUNT HOLE ROTATIONAL TORQUE MAX. IS 5kgf-cm.