

PSRAM

2-Mbit (256K x 8)

Pseudo Static RAM

Features

Advanced low-power architecture

•High speed: 55 ns, 70 ns

•Wide voltage range: 2.7V to 3.3V

•Typical active current: 1 mA @ f = 1 MHz

Low standby power

•Automatic power-down when deselected

Functional Description


The M24L28256DA is a high-performance CMOS pseudo static RAM (PSRAM) organized as 256K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ($\overline{\text{CE}}_{\,1}$) and active HIGH Chip Enable ($\overline{\text{CE}}_{\,2}$),and active LOW Output Enable ($\overline{\text{OE}}_{\,1}$).This device has an automatic power-down feature that reduces power consumption dramatically when deselected. Writing to the device is accomplished by asserting Chip Enable One ($\overline{\text{CE}}_{\,1}$) and Write

Enable ($\overline{\text{WE}}$) inputs LOW and Chip Enable Two ($\overline{\text{CE}}_2$) input HIGH. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₇).

Reading from the device is accomplished by asserting the Chip Enable One $(\overline{\mbox{CE}}_{\mbox{\sc 1}})$ and Output Enable $(\overline{\mbox{OE}}_{\mbox{\sc 1}})$ inputs LOW while forcing Write Enable $(\overline{\mbox{WE}}_{\mbox{\sc 1}})$ HIGH. And Chip Enable Two $(\overline{\mbox{CE}}_{\mbox{\sc 2}})$ HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE $_2$ LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during write operation ($\overline{\text{CE}}_1$ LOW, CE $_2$ HIGH, and $\overline{\text{WE}}$ LOW). See the Truth Table for a complete description of read and write modes.

Logic Block Diagram




Publication Date: Jul. 2007 Revision: 1.0 1/10



Pin Configuration[1]

VFBGA Top View



Product Portfolio

					Power Dissipation						
Product	V _{CC} Range (V)		V _{CC} Range (V)		Speed(ns)	Operating I _{CC} (mA)				- Standby I _{SB2} (μΑ)	
Product				Speed(IIS)	f = 1MHz f = f _{MAX}		/AX	Starioby ISB2(µA)			
	Min.	Тур.	Max.		Typ.[2]	Max.	Typ.[2]	Max.	Тур. [2]	Max.	
M24L28256DA	2.7	3.0	3.3	55	1	5	14	22	9	40	
WI24L26230DA	2.7	3.0	3.3	70	'	5	8	15	9	40	

Notes:

- 1. NC "no connect"—not connected internally to the die.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$ and $T_A = 25^{\circ}C$.

Publication Date: Jul. 2007 Revision: 1.0 **2/10**



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-40°C to +85°C

Supply Voltage to

Ground Potential-0.4V to 4.6V

DC Voltage Applied to Outputs

in High-Z State[3, 4, 5]-0.4V to 3.7V

DC Input Voltage[3, 4, 5]-0.4V to 3.7V

Output Current into Outputs (LOW)20 mA

Static Discharge Voltage	. >2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	.> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	Vcc
Extended	−25°C to +85°C	2.7V to 3.3V

Electrical Characteristics (Over the Operating Range)

		(6 (6) 4.16 6 6 6 14	Took Conditions		-55			-70		
Parameter	Description	Test Conditions		Min.	Typ. [2]	Max.	Min.	Typ. [2]	Max.	Unit
V _{CC}	Supply Voltage			2.7	3.0	3.3	2.7		3.3	V
V _{OH}	Output HIGH Voltage	I _{OH} = −0.1 mA		V _{CC} - 0.4			V _{CC} - 0.4			>
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA				0.4			0.4	٧
V _{IH}	Input HIGH Voltage			0.8* V _{CC}		V _{CC} + 0.4	0.8* V _{CC}		V _{CC} +0.4	V
V _{IL}	Input LOW Voltage			-0.4		0.4	-0.4		0.4	V
I _{IX}	Input Leakage Current	GND ≤V _{IN} ≤ V _{CC}	;	-1		+1	-1		+1	μA
loz	Output Leakage Current	$GND \le V_{OUT} \le Disable$	V _{CC} , Output	-1		+1	-1		+1	μA
	V _{CC} Operating	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.3V$		14	22		8	15	
I _{CC}	Supply Current	f = 1 MHz	I _{OUT} = 0mA CMOS levels		1	5		1	5	mA
I _{SB1}	Automatic CE ₁ Power-Down Current —CMOS Inputs	$\overline{\text{CE}}_{1} \ge \text{V}_{\text{CC}}$ -0.2V, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}}$ -0.2V, $\text{f} = \text{f}_{\text{MAX}}$ (Address and $\text{f} = 0$	$V_{IN} \leq 0.2V$		40	250		40	250	μΑ
I _{SB2}	Automatic CE ₁ Power-Down Current —CMOS Inputs	$\overline{CE}_{1} \ge V_{CC}-0.2V,$ $V_{IN} \ge V_{CC}-0.2V,$ $f = 0, V_{CC} = 3.3V$			9	40		9	40	μΑ

Capacitance[6]

	Parameter	Description	Test Conditions	Max.	Unit
ĺ	C _{IN}	Input Capacitance	TA = 25°C, f = 1 MHz	8	pF
ſ	Соит	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance[6]

111011110111				
Parameter	Description	Test Conditions	BGA	Unit
ΘЈΑ	Thermal Resistance(Junction to Ambient)	Test conditions follow standard test	55	°C/W
Олс	Thermal Resistance (Junction to Case)	methods and procedures for measuring thermal impedance, per EIA/ JESD51.	17	°C/W

Notes:

 $3.V_{IH(MAX)} = V_{CC} + 0.5V$ for pulse durations less than 20 ns.

 $4.V_{IL(MIN)} = -0.5V$ for pulse durations less than 20 ns.


5. Overshoot and undershoot specifications are characterized and are not 100% tested.

6. Tested initially and after design or process changes that may affect these parameters.

Publication Date: Jul. 2007 Revision: 1.0 3/10



AC Test Loads and Waveforms



Parameters	3.0V (V _{CC})	Unit
R1	22000	Ω
R2	22000	Ω
R _{TH}	11000	Ω
V_{TH}	1.50	V

Switching Characteristics (Over the Operating Range) [7]

Parameter	Deceription	-55		-70		Unit
	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle						
t _{RC}	Read Cycle Time	55[11]		70	_	ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		10		ns
t _{ACE}	CE 1 LOW and CE2 HIGH to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low Z[8, 9]	5		5		ns
t _{HZOE}	OE HIGH to High Z[8, 9]		25		25	ns
t _{LZCE}	t _{LZCE} $\overline{\text{CE}}_1$ LOW and CE_2 HIGH to LOW Z[8, 9]			5		ns
t _{HZCE}	thzce $\overline{\text{CE}}_1$ HIGH and CE_2 LOW to HIGH Z[8, 9]		25		25	ns
t _{SK[} 11]	Address Skew		0		10	ns
Write Cycle [10]						
t _{wc}	Write Cycle Time	55		70		ns
t _{SCE}	CE ₁ LOW and CE₂ HIGH to Write End	45		55		ns
t _{AW}	Address Set-Up to Write End	45		55		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		55		ns
t _{SD}	Data Set-Up to Write End			25		ns
t _{HD}	Data Hold from Write End	0		0		ns
thzwe	WE LOW to High-Z[8, 9]		25		25	ns
t _{LZWE}	WE HIGH to Low-Z[8, 9]	5		5		ns

Notes:


- 7. Test conditions assume signal transition time of 1V/ns or higher, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0V to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance
- 8. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
- 9. High-Z and Low-Z parameters are characterized and are not 100% tested.
- 10. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}}_{1}$ = V_{IL} , and CE_{2} = V_{IH} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates write.
- 11. To achieve 55-ns performance, the read access should be \overline{CE} controlled. In this case t_{ACE} is the critical parameter and t_{SK} is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle.

Publication Date: Jul. 2007 Revision: 1.0 4/10




Switching Waveforms

Read Cycle 1 (Address Transition Controlled)[11, 12, 13]



Read Cycle 2 (OE Controlled)[11, 13]



Notes:


- 12. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$ and $CE_2 = V_{IH}$.
- 13. WE is HIGH for Read Cycle.

Publication Date: Jul. 2007 Revision: 1.0 **5/10**




Switching Waveforms (continued)

Write Cycle No.1 (WE Controlled)[9,10, 14, 15, 16]



Write Cycle 2 (CE₁ or CE₂ Controlled) [9, 10, 14, 15, 16]



Notes:

14.Data I/O is high impedance if $\overline{OE} \ge V_{IH}$.

15. If Chip Enables go INACTIVE simultaneously with WE =HIGH, the output remains in a high-impedance state.


16. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

Publication Date: Jul. 2007 Revision: 1.0 **6/10**



Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)[15, 16]



Truth Table[17]

CE ₁	CE ₂	ŌE	WE	I/O ₀ -I/O ₇	Mode	Power
Н	Χ	Χ	Х	High Z	Power-Down	Standby (I _{SB})
X	L	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	X	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
55	M24L28256DA-55BEG	36-Lead VFBGA (6 x 8 x 1 mm) (Pb-free)	Extended
70	M24L28256DA-70BEG	36-Lead VFBGA (6 x 8 x 1 mm) (Pb-free)	Extended

17.H = Logic HIGH, L = Logic LOW, X = Don't Care.


Publication Date: Jul. 2007


Elite Semiconductor Memory Technology Inc. Revision: 1.0 7/10




Package Diagrams

36-Lead VFBGA (6 x 8 x 1 mm)









Revision History

Revision	Date	Description
1.0	2007.07.19	Original



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Jul. 2007 Revision: 1.0 10/10