

1 Mbit (64Kb x16, Bulk) Flash Memory

- 5V ± 10% SUPPLY VOLTAGE
- 12V PROGRAMMING VOLTAGE
- FASTACCESS TIME: 90ns
- BYTE PROGRAMMING TIME: 10µs typical
- ELECTRICAL CHIP ERASE in 1s RANGE
- LOW POWER CONSUMPTION
 - Stand-by Current: 5μA typical
- 10,000 ERASE/PROGRAM CYCLES
- OTP COMPATIBLE PACKAGES and PINOUT
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- 20 YEARS DATA RETENTION
 - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 0020h
 - Device Code: 0050h



The M28F102 Flash memory is a non-volatile memory that may be erased electrically at the chip level and programmed by word. It is organised as 64 Kwords of 16 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The device is offered in PLCC44 and TSOP (10 x 14mm) packages.



A0 - A15	Address Inputs
DQ0 - DQ15	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
V _{PP}	Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



August 1998 1/20

Figure 2A. LCC Pin Connections





Figure 2B. TSOP Pin Connections



Warning: NC = Not Connected

Warning: NC = Not Connected

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	
T _A	Ambient Operating Temperature (4)	-40 to 125	°C	
T _{BIAS}	Temperature Under Bias	emperature Under Bias -50 to 125		
T _{STG}	Storage Temperature	-65 to 150	°C	
V _{IO} (2, 3)	Input or Output Voltages	-0.6 to V _{CC} + 0.5	V	
V _{CC}	Supply Voltage	-0.6 to 7	V	
V(A9, RP) (2)	A9, RP Voltage	-0.6 to 13.5	V	
V _{PP} (2)	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V	

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

- 2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.
- 3. Maximum Voltage may overshoot to 7V during transition and for less than 20ns.

Depends on range.

DEVICE OPERATION

The M28F102 FLASH MEMORY employs a technology similar to a 1 Megabit EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are man-

aged by a command register. The functions that are addressed via the command register depend on the voltage applied to the V_{PP} , program voltage, input. When V_{PP} is less than or equal to 6.5V, the command register is disabled and M28F102 functions as a read only memory providing operating

modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When V_{PP} is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input \overline{W} should be High. In the Standby Mode this input is 'don't care'.

Read Mode. The M28F102 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable $(\overline{\mathbb{G}})$ is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low

while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When V_{PP} is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

Awrite to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V_{CC} and the program voltage V_{PP} can be applied in any order. When the device is powered up or when V_{PP} is $\leq 6.5 \text{V}$ the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when

Table 3. Operations (1)

	V _{PP}	Operation	Ē	G	w	A9	DQ0 - DQ15
Read Only	V_{PPL}	Read	V _{IL}	V _{IL}	V _{IH}	A9	Data Output
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z
		Electronic Signature	V_{IL}	V _{IL}	V _{IH}	V _{ID}	Codes
Read/Write (2)	V_{PPH}	Read	V_{IL}	V _{IL}	V _{IH}	A9	Data Output
		Write	V_{IL}	V _{IH}	V _{IL} Pulse	A9	Data Input
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z

Notes: 1. X = VIL or VIH

Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ15-DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	V _{IL}	0	0	0	1	0	0	0	0	0	0020h
Device Code	V _{IH}	0	0	1	0	1	0	0	0	0	0050h

Table 5. Commands (1)

Command	Cycles		1st Cycle	•		2nd Cycle			
Communa	Oycics	Operation	A0-A15	DQ0-DQ15 ⁽²⁾	Operation	A0-A15	DQ0-DQ15 ⁽²⁾		
Read	1	Write	Х	xx00h					
Electronic	2	Write	Х	xx90h	Read	0000h	0020h		
Signature	_	VVIILE	Λ	223011	Read	0001h	0050h		
Setup Erase/	2	Write	Х	xx20h					
Erase]				Write	Х	xx20h		
Erase Verify	2	Write	A0-A15	xxA0h	Read	Х	Data Output		
Setup Program/	2	Write	Х	xx40h					
Program]				Write	A0-A15	Data Input		
Program Verify	2	Write	Х	xxC0h	Read	Х	Data Output		
Reset	2	Write	Х	0FFFFh	Write	Х	0FFFFh		

Notes: 1. X = V_{IL} or V_{IH} 2. x = Don't Care.

READ/WRITE MODES (cont'd)

 V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 'xx00h' to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 'xx90h' to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all words to 0000h, the Erase command then erases them to 0FFFFh. The Erase Verify command is then used to read the memory word-by-word for a content of 0FFFFh.

The Erase Mode is set-up by writing 'xx20h' to the command register. The write cycle is then repeated

to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle.

Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 'xxA0h' to the command register and at the same time supplying the address of the word to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 'xxA0h' with the address of the word to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFFFh, another Erase operation is performed and verification continues from the address of the last verified word. The command is terminated by writing another

valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 'xx40h' to the command register. This is followed by a second write cycle which latches the address and data of the word to be programmed. The rising edge of \overline{W} during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 'xxC0h' to the command register. The rising edge of \overline{W} during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFFFh two times to the command register. The command should be

Table 6. AC Measurement Conditions

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 7. Capacitance (1) $(T_A = 25 \, {}^{\circ}\text{C}, f = 1 \, \text{MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested

Table 8. DC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
I _{CC}	Supply Current (Read)	$\overline{E} = V_{IL}, f = 8MHz$		50	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
icci	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μΑ
I _{CC2} ⁽¹⁾	Supply Current (Programming)	During Programming		10	mA
I _{CC3} ⁽¹⁾	Supply Current (Program Verify)	During Verify		30	mA
I _{CC4} (1)	Supply Current (Erase)	During Erasure		15	mA
I _{CC5} ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		30	mA
I _{CC6} ⁽¹⁾	Supply Current (Electronic Signature)	$A9 = V_{ID}$		30	mA
I _{LPP}	Program Leakage Current	$V_{PP} \leq V_{CC}$		±10	μΑ
I _{PP}	Program Current (Read or	V _{PP} > V _{CC}		200	μΑ
iPP	Standby)	$V_{PP} \leq V_{CC}$		±10	μΑ
I _{PP1} ⁽¹⁾	Program Current (Programming)	V _{PP} = V _{PPH} , During Programming		50	mA
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	V _{PP} = V _{PPH} , During Verify		5	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	$V_{PP} = V_{PPH}$, During Erase		50	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	V _{PP} = V _{PPH} , During Erase Verify		5	mA
I _{PP5} ⁽¹⁾	Program Current (Electronic Signature)	$A9 = V_{ID}$		500	μΑ
V _{IL}	Input Low Voltage		-0.5	0.8	٧
V _{IH}	Input High Voltage TTL		2	V _{CC} + 0.5	V
VIH	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
V OL	Odipar Low Vollago	I _{OL} = 2.1mA (grade 3&6)		0.45	V
	Output High Voltage CMOS	$I_{OH} = -100\mu A$	V _{CC} -0.4		V
V _{OH}	Sulput riight voltage emiss	$I_{OH} = -2.5$ mA	0.85 V _{CC}		V
	Output High Voltage TTL	$I_{OH} = -2.5$ mA	2.4		V
V_{PPL}	Program Voltage (Read Operations)		0	6.5	٧
V _{PPH}	Program Voltage (Read/Write Operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.5	13	V
I _{ID} ⁽¹⁾	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μΑ
V_{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1. Not 100% tested. Characterisation Data available.

Table 9A. Read Only Mode AC Characteristics ($T_A = 0$ to 70 °C, -40 to 85 °C or -40 to 125 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $0V \le V_{PP} \le 6.5V$)

						M28	F102			
Symbol	Alt	Parameter	Test Condition	-90		-100		-1	20	Unit
Symbol	Ait	T drameter	Test Condition	Standard Interface		Standard Interface		Standard Interface		
				Min	Max	Min	Max	Min	Max	
twHGL	-	Write Enable High to Output Enable Low		6		6		6		μs
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	90		100		120		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		90		100		120	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	E = V _{IL}	0		0		0		ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		50		60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	40	0	40	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	30	0	30	0	30	ns
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested

Table 9B. Read Only Mode AC Characteristics (($T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C}, -40 \text{ to } 85 \text{ }^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \text{ }^{\circ}\text{C}; \ V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \leq V_{PP} \leq 6.5V$)

					M28	F102			
Cumbal	A 14	Davamatar	Took Condition	-150 Standard Interface		-200 Standard Interface			
Symbol	Alt	Parameter	Test Condition					Unit	
				Min	Max	Min	Max		
twHGL	-	Write Enable High to Output Enable Low		6		6		μs	
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		150		200	ns	
t _{ELQX} ⁽¹⁾	t_{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns	
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns	
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns	
t_{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		70		70	ns	
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns	
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	35	0	45	ns	
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns	

Note: 1. Sampled only, not 100% tested



Figure 5. Read Mode AC Waveforms





Figure 6. Read Command Waveforms






Figure 7. Electronic Signature Command Waveforms

Table 10A. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 10% or 5V \pm 5%)

					M28	F102			
			-6	90	-1	00	-1	20	
Symbol	Alt	Parameter		dard rface		dard face		dard face	Unit
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		V _{PP} High to Chip Enable Low	1		1		1		μs
t _{VPHWL}		V _{PP} High to Write Enable Low	1		1		1		μs
t _{WHWH3}	t _{WC}	Write Cycle Time (W controlled)	90		100		120		ns
t _{EHEH3}	t _{WC}	Write Cycle Time (E controlled)	90		100		120		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	40		60		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	60		80		80		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	15		20		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		0		μS
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	40		50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	35		50		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	40		60		60		ns
t _{ELEH}		Chip Enable Low to Chip Enable High (Write Pulse)	45		70		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		<u>Du</u> ration of Program Operation (W contr.)	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation (E contr.)	9.5		9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation (W contr.)	9.5		9.5		9.5		ms
t _{EHEH2}		Duration of Erase Operation (E contr.)	9.5		9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		0		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	20		20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		20		ns
t _{WHGL}		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		90		100		120	ns
t _{ELQX} (1)	t_{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		90		100		120	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	0		0		0		ns
t_{GLQV}	t _{OE}	Output Enable Low to Output Valid		50		50		60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z		40		40		40	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z		30		30		30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	0		0		0		ns

Note: 1. Sampled only, not 100% tested

Table 10B. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 10% or 5V \pm 5%)

				M28	F102		
Comple ed	A 14	Danamatan	-1	50	-2	00	11!4
Symbol	Alt	Parameter		dard face	Standard Interface		Unit
			Min	Max	Min	Max	
tvphel		V _{PP} High to Chip Enable Low	1		1		μs
t _{VPHWL}		V _{PP} High to Write Enable Low	1		1		μs
t _{WHWH3}	t _{WC}	Write Cycle Time (W controlled)	150		200		ns
t _{EHEH3}	t _{WC}	Write Cycle Time (E controlled)	150		200		120
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	60		75		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		ns
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	20		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		μS
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
t _{ELEH}		Chip Enable Low to Chip Enable High (Write Pulse)	70		80		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
t _{WHWH1}		Duration of Program Operation (W controlled)	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation (E controlled)	9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation (W controlled)	9.5		9.5		ms
t _{EHEH2}		Duration of Erase Operation (E controlled)	9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		ns
t _{WHGL}		Write Enable High to Output Enable Low	6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		μS
t _{AVQV}	t _{ACC}	Addess Valid to data Output		150		200	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		150		200	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	0		0		ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid		70		70	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z		55		60	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		35		45	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	0		0		ns

Note: 1. Sampled only, not 100% tested






Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled




Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled




Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled





Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

Figure 12. Erasing Flowchart




Limit: 1000 at grade 1; 6000 at grades 3 & 6.

followed by writing a valid command to the the command register (for example Read).

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programs all words to 0000hin order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 'xx20h' to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 'xxA0h' to the command register together with the address of the word to be verified. The subsequent read cycle reads the data which is compared to 0FFFFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFFFh fails. If this occurs, the

Figure 13. Programming Flowchart




address of the last word checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.

PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a word until a correct verify occurs. Up to 25 programming operations are allowed for one word. Program is set-up by writing 'xx40h' to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 'xxC0h' to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.


ORDERING INFORMATION SCHEME



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact STMicroelectronics Sales Office nearest to you.

PLCC44 - 44 lead Plastic Leaded Chip Carrier, square


Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		4.20	4.70		0.165	0.185	
A1		2.29	3.04		0.090	0.120	
A2		_	0.51		_	0.020	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		17.40	17.65		0.685	0.695	
D1		16.51	16.66		0.650	0.656	
D2		14.99	16.00		0.590	0.630	
E		17.40	17.65		0.685	0.695	
E1		16.51	16.66		0.650	0.656	
E2		14.99	16.00		0.590	0.630	
е	1.27	_	_	0.050	_	_	
F		0.00	0.25		0.000	0.010	
R	0.89	_	_	0.035	_	_	
N	44			44			
СР			0.10			0.004	



Drawing is not to scale

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		13.80	14.20		0.543	0.559
D1		12.30	12.50		0.484	0.492
Е		9.90	10.10		0.390	0.398
е	0.50	_	_	0.020	_	_
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	40			40		
СР			0.10			0.004



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - China - Brazil - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.