

M28F211 M28F221

2 Megabit (x 8, Block Erase) FLASH MEMORY

PRELIMINARY DATA

- SMALL SIZE PLASTIC PACKAGE TSOP40
- MEMORY ERASE in BLOCKS
 - One 16K Byte Boot Block (top or bottom location) with hardware write and erase protection
 - Two 8K Byte Key Parameter Blocks
 - One 96K Byte Main Block
 - One 128K Byte Main Blocks
- 5V ± 10% SUPPLY VOLTAGE
- 12V±5% or±10% PROGRAMMING VOLTAGE
- 100,000 PROGRAM/ERASE CYCLES
- PROGRAM/ERASE CONTROLLER
- AUTOMATIC STATIC MODE
- LOW POWER CONSUMPTION
 - 60µA Typical in Standby
 - 0.2µA Typical in Deep Power Down
 - 15mA Typical Operating Consumption
- HIGH SPEED ACCESS TIME: 70ns
- EXTENDED TEMPERATURE RANGES

DESCRIPTION

The M28F211 and M28F221 FLASH MEMORIES are non-volatile memories that may be erased electrically at the block level and programmed by byte.

·	
A0-A17	Address Inputs
DQ0-DQ7	Data Input / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset/Power Down/Boot Block Unlock
VPP	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground

Table 1. Signal Names

February 1996

This is preliminary informationon a new product now in development or undergoing evaluation. Details are subject to change without notice.

opment or undergoing evaluation. Details are subject to change





Figure 1. Logic Diagram



Symbol	Parameter	Value	Unit	
TA	Ambient Operating Temperature grade 1 grade 3 grade 5 grade 6	-40 to 125 -20 to 85	°C	
TBIAS	Temperature Under Bias	-50 to 125	°C	
T _{STG}	Storage Temperature	-65 to 150	°C	
V _{IO} ^(2, 3)	Input or Output Voltages	-0.6 to 7	v	
Vcc	Supply Voltage	0.6 to 7	v	
V _{A9} ⁽²⁾	A9 Voltage	-0.6 to 13.5	v	
V _{PP} ⁽²⁾	Program Supply Voltage, during Erase or Programming	-0.6 to 14	v	
V _{RP} ⁽²⁾	RP Voltage	-0.6 to 13.5	v	


Table 2. Absolute Maximum Ratings ⁽¹⁾

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.

3. Maximum DC voltage on I/O is Vcc + 0.5V, overshoot to 7V allowed for less than 20ns.

Figure 2. TSOP Pin Connections



Warning: NC = Not Connected, DU = Don't Use

DEVICE OPERATION (cont'd)

The interface is directly compatible with most microprocessors. TSOP40 (10 x 20mm) package is used.

Organization

The M28F211 and M28F221 are organized as $256K \times 8$. Memory control is provided by Chip Enable, Output Enable and Write Enable inputs. A Reset/Power Down/Boot block unlock, tri-level input, places the memory in deep power down, normal operation or enables programming and erasure of the Boot block.

Blocks

SGS-THOMSON

7929237 0079114 555 🎟

Erasure of the memories is in blocks. There are 5 blocks in the memory address space, one Boot Block of 16K Bytes, two 'Key Parameter Blocks' of 8K Bytes, one 'Main Block' of 96K Bytes, and one 'Main Block' of 128K Bytes. The M28F211 memory has the Boot Block at the top of the memory address space (3FFFFh) and the M28F221 locates the Boot Block starting at the bottom (00000h). Erasure of each block takes typically 1 second and each block can be programmed and erased over 100,000 cycles.

The Boot Block is hardware protected from accidental programming or erasure depending on the RP signal. Program/Erase commands in the Boot Block are executed only when RP is at 12V.

Block erasure may be suspended while data is read from other blocks of the memory, then resumed.

Table 3. Operations

Operation	Ē	Ğ	w	RP	DQ0 - DQ7
Read Byte	VIL	ViL	VIH	VIH	Data Output
Write Byte	VIL	VIH	VIL	ViH	Data Input
Output Disable	VIL	Viн	VIH	ViH	Hi-Z
Standby	V _{IH}	х	x	VIH	Hi-Z
Power Down	x	x	х	VIL	Hi-Z

Note: $X = V_{IL}$ or V_{IH} , $V_{PP} = V_{PPL}$ or V_{PPH}

Table 4. Electronic Signature

Code	Device	Ē	Ğ	w	A0	A9	A1-A8 & A10-A17	DQ0 - DQ7
Manufact. Code		ViL	ViL	VIH	VIL	Vid	Don't Care	20h
Device Code	M28F211	VIL	VIL	ViH	ViH	VID	Don't Care	0E4h
	M28F221	VIL	VIL	ViH	VIH	Vid	Don't Care	0E8h

Note: $\overline{RP} = V_{IH}$

Bus Operations

Six operations can be performed by the appropriate bus cycles, Read Byte from the Array, Read Electronic Signature, Output Disable, Standby, Power Down and Write the Command of an Instruction.

Command Interface

Commands can be written to a Command Interface (C.I.) latch to perform read, programming, erasure and to monitor the memory's status. When power is first applied, on exit from power down or if Vcc falls below V_{LKO} , the command interface is reset to Read Memory Array.

Instructions and Commands

Eight Instructions are defined to perform Read Memory Array, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. An internal Program/Erase Controller (P/E.C.) handles all timing and verification of the Program and Erase instructions and provides status bits to indicate its operation and exit status. Instructions are composed of a first command write operation followed by either second command write, to confirm the commands for programming or erase, or a read operation to read data from the array, the Electronic Signature or the Status Register.

For added data protection, the instructions for byte program and block erase consist of two commands that are written to the memory and which start the automatic P/E.C. operation. Byte programming takes typically 9μ s, block erase typically 1 second. Erasure of a memory block may be suspended in order to read data from another block and then resumed. A Status Register may be read at any time, including during the programming or erase cycles, to monitor the progress of the operation.

Power Saving

The M28F211 and M28F221 have a number of power saving features. A CMOS standby mode is entered when the Chip Enable \overline{E} and the Reset/Power Down (RP) signals are at V_{CC}, when the supply current drops to typically 60µA. A deep power down mode is enabled when the Reset/Power Down (RP) signal is at V_{SS}, when the supply current drops to typically 0.2µA. The time required to awake from the deep power down mode is 300ns maximum, with instructions to the C.I. recognised after only 210ns.

DEVICE OPERATION

Signal Descriptions

A0-A17 Address Inputs. The address signals, inputs for the memory array, are latched during a write operation.

A9 Address Input is also used for the Electronic Signature Operation. When A9 is raised to 12V the Electronic Signature may be read. The A0 signal is used to read two bytes, when A0 is Low the Manufacturer code is read and when A0 is High the Device code.



Table 5. Instructions

Mnemo nic	Instruction	Cycles		1st Cycle			2nd Cycle	
IIIC			Operation	Address ⁽¹⁾	Data	Operation	Address ⁽¹⁾	Data
RD	Read Memory Array	1+	Write	х	0FFh	Read ⁽²⁾	Read Address	Data
RSR	Read Status Register	1+	Write	х	70h	Read ⁽²⁾	х	Status Register
RSIG	Read Electronic Signature	3	Write	x	90h	Read ⁽²⁾	Signature Adress ⁽³⁾	Signature
EE	Erase	2	Write	х	20h	Write	Block Address	0D0h
PG	Program	2	Write	х	40h or 10h	Write	Address	Data Input
CLRS	Clear Status Register	1	Write	x	50h			
ES	Erase Suspend	1	Write	х	0B0h			
ER	Erase Resume	1	Write	x	0D0h			

X = Don't Care Notes: 1

The first cycle of the RD, RSR or RSIG instruction is followed by read operations to read memory array, Status Register or Electronic Signature codes. Any number of Read cycle can occur after one command cycle.
 Signature address bit A0=V_{IL} will output Manufacturer code. Address bit A0=V_H will output Device code. Other address bits are

SGS-THOMSON

7929237 0079116 328 📖

Hex Code	Command
00h	Invalid/Reserved
10h	Alternative Program Set-up
20h	Erase Set-up
40h	Program Set-up
50h	Clear Status Register
70h	Read Status Register
90h	Read Electronic Signature
0B0h	Erase Suspend
0D0h	Erase Resume/Erase Confirm
0FFh	Read Array

Table 6. Commands

DQ0-DQ7 Data Input/Outputs. The data inputs, a byte to be programmed or a command to the C.I., are latched when both Chip Enable E and Write Enable \overline{W} are active. The data output from the

memory Array, the Electronic Signature or Status Register is valid when Chip Enable E and Output Enable $\overline{\mathbf{G}}$ are active. The output is high impedance when the chip is deselected or the outputs are disabled.

E Chip Enable. The Chip Enable activates the memory control logic, input buffers, decoders and sense amplifiers. E High de-selects the memory and reduces the power consumption to the standby level. E can also be used to control writing to the command register and to the memory array, while W remains at a low level. Both addresses and data inputs are then latched on the rising edge of \overline{E} .

RP Reset/Power Down. This is a tri-level input which locks the Boot Block from programming and erasure, and allows the memory to be put in deep powerdown.

When RP is High (up to 6.5V maximum) the Boot Block is locked and cannot be programmed or erased. When \overline{RP} is above 11.4V the Boot Block is unlocked for programming or erasure.

With \overline{RPL} ow the memory is in deep power down, and if \overline{RP} is within V_{SS}+0.2V the lowest supply current is absorbed.

Mnemon ic	Bit	Name	Logic Level	Definition	Note
P/ECS	7	P/E.C. Status	'1'	Ready	Indicates the P/E.C. status, check during Program
FIECS	,	P/E.C. Status	'0'	Busy	or Erase, and on completion before checking bits b4 or b5 for Program or Erase Success
500	0	Erase	'1'	Suspended	On an Erase Suspend instruction P/ECS and
ESS	6	Suspend Status	'0'	In progress or Completed	ESS bits are set to '1'. ESS bit remains '1' until an Erase Resume instruction is given.
ES	5	Erase Status	'1'	Erase Error	ES bit is set to '1' if P/E.C. has applied the
23	5	Elase Status	'0'	Erase Success	maximum number of erase pulses to the block without achieving an erase verify.
		Program	'1'	Program Error	PS bit set to '1' if the P/E.C. has failed to program
PS	4	Status	'0'	Program Success	a byte.
VPPS	3	V _{PP} Status	'1'	VPP Low, Abort	VPPS bit is set if the VPP voltage is below
VFF3	3	Vpp Status	'0'	V _{PP} OK	VPPH(min) when a Program or Erase instruction has been executed.
	2	Reserved			
	1	Reserved			
	0	Reserved			

Table 7. Status Register

Notes: Logic level '1' is High, '0' is Low.

G Output Enable. The Output Enable gates the outputs through the data buffers during a read operation.

 $\overline{\mathbf{W}}$ Write Enable. It controls writing to the Command Register and Input Address and Data latches. Both Addresses and Data Inputs are latched on the rising edge of $\overline{\mathbf{W}}$.

VPP Program Supply Voltage. This supply voltage is used for memory Programming and Erase.

 $V_{PP} \pm 10\%$ tolerance option is provided for application requiring maximum 100 write and erase cycles.

Vcc Supply Voltage. It is the main circuit supply.

Vss Ground. It is the reference for all voltage measurements.

Memory Blocks

The memory blocks of the M28F211 and M28F221 are shown in Figure 8. The difference between the

two products is simply an inversion of the block map to position the Boot Block at the top or bottom of the memory. The selection of the Boot Block at the top or bottom of the memory depends on the microprocessor needs.

Each block of the memory can be erased separately, but only by one block at a time. The erase operation is managed by the P/E.C. but can be suspended in order to read from another block and then resumed.

Programming and erasure of the memory is disabled when the program supply is at V_{PPL}. For successful programming and erasure the program supply must be at V_{PPH}.

The Boot Block provides additional hardware security by use of the \overline{RP} signal which must be at V_{HH} before any program or erase operation will be executed by the P/E.C. on the Boot Block.



Table 8.	AC Measurement Co	nditions
----------	-------------------	----------

	SRAM Interface Levels	EPROM Interface Levels
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

SRAM Interface 3V 0V EPROM Interface 2.4V 0.45V Al01275






Table 9. Capacitance⁽¹⁾ ($T_A = 25 \circ C$, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF
Cout	Output Capacitance	Vout = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Operations

Operations are defined as specific bus cycles and signals which allow memory Read, Command Write, Output Disable, Standby, Power Down, and Electronic Signature Read. They are shown in Table 3.

Read. Read operations are used to output the contents of the Memory Array, the Status Register or the Electronic Signature. Both Chip Enable \overline{E} and Output Enable \overline{G} must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for

device selection. Output Enable should be used to gate data onto the output independent of the device selection. The data read depends on the previous command written to the memory (see instructions RD, RSR and RSIG).

Write. Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable \overline{E} is Low and Write Enable \overline{W} is Low with Output Enable \overline{G} High. Commands, Input Data and Addresses are latched on the rising edge of \overline{W} or \overline{E} .



Figure 4. AC Testing Load Circuit

Table 10. DC Characteristics

(T_A = 0 to 70°C; V_{CC} = 5V \pm 5% or 5V \pm 10%; V_{PP} = 12V \pm 5% or 12V \pm 10%)

Symbol	Parameter	Test Condition	Min	Мах	Unit
i,	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
llo	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
lcc ^(1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}$, f = 10MHz, $I_{OUT} = 0$ mA		30	mA
	Supply Current (Read) CMOS	$\overline{E} = V_{SS}$, f = 10MHz, I _{OUT} = 0mA		25	mA
(3)	Supply Current (Standby) TTL	$\overline{E} = V_{IH}, \overline{RP} = V_{IH}$		2	mA
lcc1 ⁽³⁾	Supply Current (Standby) CMOS	$\frac{\overline{E}}{\overline{E}} = V_{CC} \pm 0.2V,$ RP = V_{CC} \pm 0.2V		100	μA
ICC2 ⁽³⁾	Supply Current (Power Down) CMOS	$\overline{\text{RP}} = V_{SS} \pm 0.2V$		5	μΑ
Іссз	Supply Current (Program)	Program in progress		20	mA
Icc4	Supply Current (Erase)	Erase in progress		20	mA
Iccs (2)	Supply Current (Erase Suspend)	$\overline{E} = V_{H}$, Erase suspended		5	mA
Ipp	Program Leakage Current (Read or Standby)	V _{PP} > V _{CC}		200	μA
IPP1	Program Current (Read or Standby)	$V_{PP} \leq V_{CC}$		±10	μA
IPP2	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
IPP3	Program Current (Program)	Program in progress		10	mA
IPP4	Program Current (Erase)	Erase in progress		10	mA
I _{PP5}	Program Current (Erase Suspend)	Erase suspended		200	μA
VIL	Input Low Voltage		-0.5	0.8	v
Vін	Input High Voltage		2	Vcc + 0.5	v
V _{OL}	Output Low Voltage	l _{OL} = 5.8mA		0.45	v
Vон	Output High Voltage	l _{OH} = -2.5mA	2.4		v
V _{PPL}	Program Voltage (Normal operation)		0	6.5	v
V _{PPH}	Program Voltage (Program or Erase operations)		11.4	12.6	v
V _{ID}	A9 Voltage (Electronic Signature)		11.4	13	v
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μA
V _{LKO}	Supply Voltage (Erase and Program lock-out)		2		v
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	v

Notes: 1. Automatic Power Saving reduces l_{CC} to \leq 8mA typical in static operation. 2. Current increases to l_{CC} + l_{CCS} during a read operation. 3. CMCS levels $V_{CC} \pm 0.2V$ and $V_{SS} \pm 0.2V$. TTL levels V_{IH} and V_{IL} .



Table 11. DC Characteristics

 $(T_A = -20 \text{ to } 85^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 5V\pm5\% \text{ or } 5V\pm10\%; V_{PP} = 12V\pm5\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
۱u	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
I _{CC} ^(1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}$, f = 10MHz, $I_{OUT} = 0$ mA		30	mA
ICC	Supply Current (Read) CMOS	\overline{E} = V _{SS} , f = 10MHz, I _{OUT} = 0mA		25	mA
(2)	Supply Current (Standby) TTL	Ē = V _{IH} , RP = V _{IH}		3	mA
lcc1 ⁽³⁾	Supply Current (Standby) CMOS	$\frac{\overline{E}}{RP} = V_{CC} \pm 0.2V,$ RP = V_{CC} \pm 0.2V		100	μΑ
ICC2 ⁽³⁾	Supply Current (Power Down) CMOS	$\overline{RP} = V_{SS} \pm 0.2V$		8	μA
lcc3	Supply Current (Program)	Program in progress		20	mA
lcc4	Supply Current (Erase)	Erase in progress		20	mA
Icc5 ⁽²⁾	Supply Current (Erase Suspend)	$\overline{E} = V_{IH}$, Erase suspended		5	mA
IPP	Program Leakage Current (Read or Standby)	V _{PP} > V _{CC}		200	μA
IPP1	Program Current (Read or Standby)	V _{PP} ≤ V _{CC}		±10	μA
IPP2	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
lpp3	Program Current (Program)	Program in progress		10	mA
IPP4	Program Current (Erase)	Erase in progress		15	mA
I _{PP5}	Program Current (Erase Suspend)	Erase suspended		200	μA
VIL	Input Low Voltage		-0.5	0.8	V
ViH	Input High Voltage		2	V _{CC} + 0.5	v
Vol	Output Low Voltage	l _{oL} = 5.8mA		0.45	V
Vон	Output High Voltage	l _{OH} = -2.5mA	2.4		v
VPPL	Program Voltage (Normal operation)		0	6.5	v
VPPH	Program Voltage (Program or Erase operations)		11.4	12.6	v
V _{ID}	A9 Voltage (Electronic Signature)		11.4	13	v
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μA
Vlko	Supply Voltage (Erase and Program lock-out)		2		v
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	v

Notes: 1. Automatic Power Saving reduces b_C to \leq 8mA typical in static operation. 2. Current increases to $b_C + b_{CS}$ during a read operation. 3. CMOS levels $V_{CC} \pm 0.2V$ and $V_{SS} \pm 0.2V$. TTL levels V_{H} and V_{IL} .



Table 12. DC Characteristics

 $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V\pm5\% \text{ or } 5V\pm10\%; V_{PP} = 12V\pm5\%)$

Symbol	Parameter	Test Condition	Min	Мах	Unit
łLI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
ILO	Output Leakage Current	0V ≤ Vout ≤ Vcc		±10	μA
I _{CC} ^(1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}$, f = 10MHz, $b_{UT} = 0$ mA		30	mA
	Supply Current (Read) CMOS	$\overline{E} = V_{SS}$, f = 10MHz, lout = 0mA		25	mA
(2)	Supply Current (Standby) TTL	Ē = V _{IH} , RP = V _{IH}		3	mA
lcc1 ⁽³⁾	Supply Current (Standby) CMOS	$\frac{\overline{E}}{\overline{E}} = V_{CC} \pm 0.2V,$ RP = V _{CC} ± 0.2V		130	μA
Icc2 ⁽³⁾	Supply Current (Power Down) CMOS	$\overline{RP} = V_{SS} \pm 0.2V$	n	50	μA
lcc3	Supply Current (Program)	Program in progress		20	mA
Icc4	Supply Current (Erase)	Erase in progress		20	mA
I _{CC5} ⁽²⁾	Supply Current (Erase Suspend)	$\overline{E} = V_{IH}$, Erase suspended		5	mA
Ірр	Program Leakage Current (Read or Standby)	V _{PP} > V _{CC}		200	μA
IPP1	Program Current (Read or Standby)	$V_{PP} \leq V_{CC}$		±10	μA
IPP2	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
IPP3	Program Current (Program)	Program in progress		10	mA
IPP4	Program Current (Erase)	Erase in progress		15	mA
PP5	Program Current (Erase Suspend)	Erase suspended		200	μA
VIL	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage		2	Vcc + 0.5	v
Vol	Output Low Voltage	i _{oL} = 5.8mA		0.45	v
Vон	Output High Voltage	I _{OH} = -2.5mA	2.4		v
V _{PPL}	Program Voltage (Normal operation)		0	6.5	v
V _{PPH}	Program Voltage (Program or Erase operations)		11.4	12.6	v
VID	A9 Voltage (Electronic Signature)		11.4	13	v
l _{ID}	A9 Current (Electronic Signature)	$A9 = V_{ID}$		200	μA
V _{LKO}	Supply Voltage (Erase and Program lock-out)		2		v
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	v

Notes: 1. Automatic Power Saving reduces l_{cc} to \leq 8mA typical in static operation. 2. Current increases to $l_{cc} + l_{ccs}$ during a read operation. 3. CMOS levels $V_{cc} \pm 0.2V$ and $V_{SS} \pm 0.2V$. TTL levels V_{IH} and V_{IL} .

Table 13. Read AC Characteristics ⁽¹⁾ (T_A = 0 to 70°C, -20 to 85°C or -40 to 85°C; V_{PP} = $12V \pm 5\%$ or $12V\pm10\%$)

						M28F2	11 / 221	·			
			-	70	-	B0	-1	00	-1	20	
Symbol	Alt	Parameter	$V_{\rm CC} = 0$	5V ± 5%	V _{CC} = 5	V ± 10%	$V_{\rm CC} = 5$	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				AM rface		ROM rface		ROM rface		ROM rface	
			Min	Max	Min	Max	Min	Max	Min	Max	
tavav	tRC	Address Valid to Next Address Valid	70		80		100		120		ns
tavqv	tacc	Address Valid to Output Valid		70		80		100		120	ns
T PHQV	t _{PWH}	Power Down High to Output Valid		250		260		280		300	ns
telqx ⁽²⁾	t∟z	Chip Enable Low to Output Transition	0		0		0		0		ns
t _{ELQV} ⁽³⁾	t _{CE}	Chip Enable Low to Output Valid		70		80		100		120	ns
tglax ⁽²⁾	toLz	Output Enable Low to Output Transition	0		0		0		0		ns
tglav ⁽³⁾	toe	Output Enable Low to Output Valid		30		35		40		45	ns
tehqx ⁽²⁾	tон	Chip Enable High to Output Transition	0		0		0		0		ns
tenqz ⁽²⁾	tнz	Chip Enable High to Output Hi-Z		25		30		35		35	ns
t _{GHQX} ⁽²⁾	tон	Output Enable High to Output Transition	0		0		0		0		ns
tgнqz ⁽²⁾	t DF	Output Enable High to Output Hi-Z		25		30		35		35	ns
taxax ⁽²⁾	tон	Address Transition to Output Transition	0		0		0		0		ns

 Notes: 1. See Figure 3 and Table 8 for timing measurements.

 2. Sampled only, not 100% tested.

 3. G may be delayed by up to tELOV - tGLOV after the falling edge of E without increasing tELOV.



10/38

Table 14. Read AC Characteristics $^{(1)}$ (TA = -40 to 125°C; VPP = 12V \pm 5% or 12V \pm 10%)

						M28F2	11 / 221		ar <u>e</u>		
				30	-9	9 0	-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	V ± 10%	$V_{\rm CC} = 5$	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				AM rface		ROM rface	EPF Inter	ROM rface		ROM rface	
			Min	Max	Min	Max	Min	Max	Min	Max	
tavav	t _{RC}	Address Valid to Next Address Valid	80		90		100		120		ns
tavqv	tacc	Address Valid to Output Valid		80		90		100		120	ns
t _{PHQV}	tрwн	Power Down High to Output Valid		260		270		290		300	ns
t _{ELQX} ⁽²⁾	tız	Chip Enable Low to Output Transition	0		0		0		0		ns
t _{ELQV} ⁽³⁾	t _{CE}	Chip Enable Low to Output Valid		80		90		100		120	ns
tglax ⁽²⁾	to∟z	Output Enable Low to Output Transition	0		0		0		0		ns
tglav ⁽³⁾	toe	Output Enable Low to Output Valid		35		40		45		50	ns
t _{EHQX} ⁽²⁾	tон	Chip Enable High to Output Transition	0		0		0		0		ns
tehoz ⁽²⁾	t _{HZ}	Chip Enable High to Output Hi-Z		30		35		40		45	ns
tghqx ⁽²⁾	tон	Output Enable High to Output Transition	0		0		0		0		ns
tghaz ⁽²⁾	tDF	Output Enable High to Output Hi-Z		30		35		40		45	ns
taxox ⁽²⁾	tон	Address Transition to Output Transition	0		0		0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Sampled only, not 100% tested.
3. G may be delayed by up to t_{ELOV} - t_{GLOV} after the falling edge of E without increasing t_{ELOV}.



.






Table 15A. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = 0 to 70°C; VPP = 12V \pm 5% or 12V \pm 10%)

				M28F2	11 / 221		
			-	70	-	80	
Symbol	Alt	Parameter	V _{cc} =	5V ± 5%	V _{CC} = 5	SV ± 10%	Unit
				AM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	70		80		ns
L PHWL	tes	Power Down High to Write Enable Low	210		210		ns
	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twlwh	twp	Write Enable Low to Write Enable High	55		60		ns
tovwn	tDS	Data Valid to Write Enable High	35		35		ns
twhdx	tон	Write Enable High to Data Transition	0		0		ns
twhen	tсн	Write Enable High to Chip Enable High	10		10		ns
twnwL	twph	Write Enable High to Write Enable Low	20		30		ns
tavwh	tas	Address Valid to Write Enable High	50		55		ns
tрннwн ⁽⁴⁾	T PHS	Power Down Vнн (Boot Block Unlock) to Write Enable High	70		80		ns
tvpнwн ⁽⁴⁾	tvps	VPP High to Write Enable High	70		80		ns
twhax	tан	Write Enable High to Address Transition	10		10		ns
twhqv1 ^(2, 3)		Write Enable High to Output Valid	6		6		μs
twhqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
twhqv3 ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
^t whqv4 ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} ⁽⁴⁾	tрнн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements. 2. Time is measured to Status Register Read giving bit b7 ='1'. 3. For Program or Erase of the Boot Block RP must be at V_{HH}. 4. Sampled only, not 100% tested.

Table 15B. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = 0 to 70°C; VPP = 12V \pm 5% or 12V \pm 10%)

				M28F2	11 / 221		
			-1	00	-1	20	
Symbol	Alt	Parameter	$V_{\rm CC} = 5$	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				ROM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
t PHWL	tps	Power Down High to Write Enable Low	210		210		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twLwH	twp	Write Enable Low to Write Enable High	65		70		ns
tovwн	t _{DS}	Data Valid to Write Enable High	40		40		ns
twhox	t _{DH}	Write Enable High to Data Transition	0		0		ns
twнен	tсн	Write Enable High to Chip Enable High	10		10		ns
twHWL	twph	Write Enable High to Write Enable Low	40		50		ns
tavwh	tas	Address Valid to Write Enable High	60		60		ns
tрннwн ⁽⁴⁾	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	90		100		ns
tvphwh ⁽⁴⁾	tvps	VPP High to Write Enable High	90		100		ns
twhax.	tah	Write Enable High to Address Transition	10		10		ns
twhqv1 ^(2, 3)		Write Enable High to Output Valid	7		7		μs
twнqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
twhqv3 ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{WHQV4} ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	tенн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements. 2. Time is measured to Status Register Read giving bit b7 = '1'. 3. For Program or Erase of the Boot Block RP must be at V_{HH}. 4. Sampled only, not 100% tested.



Table 16A. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = -20 to 85°C or -40 to 85°C; VPP = 12V \pm 5%)

				M28F2	11 / 221		
			_	70	-	80	
Symbol	Alt	Parameter	V _{CC} =	5V ± 5%	Vcc = 5	iV ± 10%	Unit
				AM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	70		80		ns
t PHWL	tPS	Power Down High to Write Enable Low	210		210		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twLwH	twp	Write Enable Low to Write Enable High	55		60		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	35		35		ns
twhdx	tон	Write Enable High to Data Transition	0		0		ns
twhen	tсн	Write Enable High to Chip Enable High	10		10		ns
twnwL	twph	Write Enable High to Write Enable Low	20		30		ns
tavwh	tas	Address Valid to Write Enable High	50		55		ns
tрннwн ⁽⁴⁾	t PHS	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	70		80		ns
tvphwh ⁽⁴⁾	tves	VPP High to Write Enable High	70		80		ns
twhax	tан	Write Enable High to Address Transition	10		10		ns
twhqv1 ^(2, 3)		Write Enable High to Output Valid	6		6		μs
twнqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
^t wнqvз ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
^t whqv4 ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} ⁽⁴⁾	tрнн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements. 2. Time is measured to Status Register Read giving bit b7 = '1'. 3. For Program or Erase of the Boot Block RP must be at V_{HH}. 4. Sampled only, not 100% tested.

Table 16B. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = -20 to 85°C or -40 to 85°C; V_PP = 12V \pm 5%)

				M28F2	11 / 221		
			-1	00	-1	20	
Symbol	Alt	Parameter	$V_{\rm CC} = 5$	V ± 10%	$V_{\rm CC} = 5$	5V ± 10%	Unit
				ROM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
t PHWL	tes	Power Down High to Write Enable Low	210		210		ns
tELWL	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twlwh	twp	Write Enable Low to Write Enable High	65		70		ns
tovwn	tos	Data Valid to Write Enable High	40		40		ns
twhox	^t DH	Write Enable High to Data Transition	0		0		ns
twhen	tсн	Write Enable High to Chip Enable High	10		10		ns
twhwL	twph	Write Enable High to Write Enable Low	40		50		ns
tavwh	tas	Address Valid to Write Enable High	60		60		ns
tрннwн ⁽⁴⁾	tрнs	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	90		100		ns
tvphwh ⁽⁴⁾	tvps	VPP High to Write Enable High	90		100		ns
twhax	tан	Write Enable High to Address Transition	10		10		ns
twhqv1 ^(2, 3)		Write Enable High to Output Valid	7		7		μs
twнqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
^t whqv3 ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
^t whqv4 ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	^t рнн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 ='1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.



16/38

Table 17A. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = -40 to 125°C; V_PP = 12V \pm 5%)

				M28F2	211 / 221		
Symbol	Alt	Denne		·80	-	90	1
-,		Parameter	V _{CC} =	5V ± 5%	Vcc = 5	5V ± 10%	Unit
				AM rface		ROM	1
			Min	Max	Min	Max	1
tavav	twc	Write Cycle Time	80		90		ns
TPHWL	tes	Power Down High to Write Enable Low	210		210	<u>├</u> ───	ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twLWH	twp	Write Enable Low to Write Enable High	70		80		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	40		50		ns
twhox	tон	Write Enable High to Data Transition	0		0		ns
twhen	tсн	Write Enable High to Chip Enable High	10		10		
twhwL	twph	Write Enable High to Write Enable Low	30		40		ns ns
t _{AVWH}	tas	Address Valid to Write Enable High	50		60		
t _{PHHWH} ⁽⁴⁾	t PHS	Power Down Vнн (Boot Block Unlock) to Write Enable High	90		100		ns ns
tvphwh (4)	tvps	VPP High to Write Enable High	90		100		
twhax	tан	Write Enable High to Address Transition	10		10		ns
twhqv1 ^(2, 3)		Write Enable High to Output Valid	6		7		ns
twнqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.4		µs sec
twhqv3 ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec
twhqv4 ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec
tqvpн ⁽⁴⁾	tенн	Output Valid to Reset/Power Down High	0		0		ns
tqvvpl ⁽⁴⁾		Output Valid to VPP Low	0		0		

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 ='1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.

Table 17B. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (T_A = -40 to 125°C; V_PP = 12V \pm 5%)

				M28F2	11 / 221		
			-1	00	-1	20	
Symbol	Alt	Parameter	$V_{\rm CC} = 5$	V ± 10%	$V_{CC}=5V\pm10\%$		Unit
				ROM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
t PHWL	tps	Power Down High to Write Enable Low	210		210		ns
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twwh	twp	Write Enable Low to Write Enable High	80		90		ns
t _{DVWH}	tos	Data Valid to Write Enable High	50		50		ns
twhox	ţон	Write Enable High to Data Transition	0		0		ns
twhen	tсн	Write Enable High to Chip Enable High	10		10		ns
twнw∟	twph	Write Enable High to Write Enable Low	40		50		ns
tavwh	tas	Address Valid to Write Enable High	60		60		ns
tрннwн ⁽⁴⁾	tрнs	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	100		100		ns
t∨рнwн ⁽⁴⁾	tvps	VPP High to Write Enable High	100		100		ns
twhax	tан	Write Enable High to Address Transition	10		10		ns
t _{WHQV1} ^(2, 3)		Write Enable High to Output Valid	7		7		μs
twhqv2 ^(2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
twhqv3 ⁽²⁾		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
twhqv4 ⁽²⁾		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	^t рнн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.

18/38

M28F211, M28F221




Figure 6. Program & Erase AC Waveforms, W Controlled

Table 18A. Write AC Characteristics, Chip Enable Controlled ⁽¹⁾ (T_A = 0 to 70°C; V_{PP} = $12V \pm 5\%$ or $12V \pm 10\%$)

				M28F2	11/221		
			-7	70	-	80	
Symbol	Alt	Parameter	V _{CC} = §	5V ± 5%	V _{CC} = 5	5V ± 10%	Unit
				AM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	70		80		ns
t PHEL	tes	Power Down High to Chip Enable Low	210		210		ns
twLEL	tcs	Write Enable Low to Chip Enable Low	0		0		ns
t ELEH	twp	Chip Enable Low to Chip Enable High	55		60		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	35		35		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
tенwн	tсн	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	twph	Chip Enable High to Chip Enable Low	20		30		ns
taven	tas	Address Valid to Chip Enable High	50		55		ns
tрннен ⁽⁴⁾	t PHS	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	70		80		ns
tvphen ⁽⁴⁾	tvps	VPP High to Chip Enable High	70		80		ns
tehax	tan	Chip Enable High to Address Transition	10		10		ns
^t ehqv1 ^(2, 3)		Chip Enable High to Output Valid	6		6		μs
t _{ehqv2} ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t _{EHQV3} ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} ⁽⁴⁾	t _{РНН}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.

Table 18B. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (T_A = 0 to 70°C; V_PP = 12V \pm 5% or 12V \pm 10%)

				M28F2	11/221		
			-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	Vcc = 5	V ± 10%	Unit
				ROM rface		ROM rface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
TPHEL	tPS	Power Down High to Chip Enable Low	210		210		ns
twLEL	tcs	Write Enable Low to Chip Enable Low	0		0		ns
t ELEH	twp	Chip Enable Low to Chip Enable High	65		70		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	40		40		ns
^t EHDX	t _{DH}	Chip Enable High to Data Transition	0		0		ns
tенwн	tсн	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	twph	Chip Enable High to Chip Enable Low	40		50		ns
taven	tas	Address Valid to Chip Enable High	60		60		ns
tрннен ⁽⁴⁾	t PHS	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	90		100		ns
tvphen ⁽⁴⁾	tves	VPP High to Chip Enable High	90		100		ns
t EHAX	tан	Chip Enable High to Address Transition	10		10		ns
tehqv1 ^(2, 3)		Chip Enable High to Output Valid	7		7		μs
tehqv2 ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{EHQV3} ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	t _{РНН}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements. 2. Time is measured to Status Register Read giving bit b7 ='1', 3. For Program or Erase of the Boot Block RP must be at V_{HH}. 4. Sampled only, not 100% tested.

Table 19A. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (T_A = -20 to 85°C or -40 to 85°C; V_PP = 12V \pm 5%)

				M28F2	11/221		
			-	70	-	B0	
Symbol	Alt	Parameter	V _{CC} = !	5V ± 5%	$V_{\rm CC} = 5$	SV ± 10%	Unit
				AM rface		ROM	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	70		80		ns
t PHEL	tes	Power Down High to Chip Enable Low	210		210		ns
twlei,	tcs	Write Enable Low to Chip Enable Low	0		0		ns
t ELEH	twp	Chip Enable Low to Chip Enable High	55		60		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	35		35		ns
t _{EHDX}	tон	Chip Enable High to Data Transition	0		0		пs
tенwн	tсн	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	twph	Chip Enable High to Chip Enable Low	20		30		ns
taven	tas	Address Valid to Chip Enable High	50		55		ns
tрннен ⁽⁴⁾	t PHS	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	70		80		ns
tvpнeн ⁽⁴⁾	tvps	VPP High to Chip Enable High	70		80		ns
tehax	t _{AH}	Chip Enable High to Address Transition	10		10		ns
tehqv1 ^(2, 3)		Chip Enable High to Output Valid	6		6		μs
t _{EHQV2} ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t _{EHQV3} ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} ⁽⁴⁾	tрнн	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} ⁽⁴⁾		Output Valid to VPP Low	0	n	0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 ='1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.

Table 19B. Write AC Characteristics, Chip Enable Controlled ⁽¹⁾ $(T_A = -20 \text{ to } 85^\circ\text{C} \text{ or } -40 \text{ to } 85^\circ\text{C}; V_{PP} = 12V \pm 5\%)$

				M28F2	11/221		
Symbol			-100		-120		1
	Alt	Parameter	Vcc = 5	V ± 10%	$V_{\rm CC}=5V\pm10\%$		Unit
				EPROM Interface		EPROM Interface	
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
TPHEL	tes	Power Down High to Chip Enable Low	210		210		ns
	tcs	Write Enable Low to Chip Enable Low	0		0		ns
t ELEH	twp	Chip Enable Low to Chip Enable High	65		70		ns
t oven	t _{DS}	Data Valid to Chip Enable High	40		40		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
tенwн	tсн	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	twph	Chip Enable High to Chip Enable Low	40		50		ns
t AVEH	tas	Address Valid to Chip Enable High	60		60		ns
tрннен ⁽⁴⁾	t PHS	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	90		100		ns
tvphen ⁽⁴⁾	tvps	VPP High to Chip Enable High	90		100		ns
t EHAX	tан	Chip Enable High to Address Transition	10		10		ns
tehqv1 ^(2, 3)		Chip Enable High to Output Valid	7		7		μs
tehqv2 ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4	_	0.4		sec
t _{EHQV3} ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	tрнн	Output Valid to Reset/Power Down High	0		0		ns
t _{avvpl} ⁽⁴⁾		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.

Table 20A. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (T_A = -40 to 125°C; V_PP = 12V \pm 5%)

			-80		-90		1	
Symbol	Alt	Parameter	V _{CC} =	5V ± 5%	$V_{\rm CC} = 5V \pm 10\%$		Unit	
			SRAM Interface		EPROM Interface			
			Min	Max	Min	Max		
tavav	twc	Write Cycle Time	80		90		ns	
t PHEL	tes	Power Down High to Chip Enable Low	210		210		ns	
twlel	tcs	Write Enable Low to Chip Enable Low	0		0		ns	
TELEH	twp	Chip Enable Low to Chip Enable High	70		80		ns	
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	40		50		ns	
t _{EHDX}	tон	Chip Enable High to Data Transition	0		0		ns	
tенwн	tсн	Chip Enable High to Write Enable High	10		10		ns	
t EHEL	twph	Chip Enable High to Chip Enable Low	30		40		ns	
taven	tas	Address Valid to Chip Enable High	50		60		ns	
tphhen ⁽⁴⁾	tрнs	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	90		100		ns	
tvphen ⁽⁴⁾	tves	VPP High to Chip Enable High	90		100		ns	
t EHAX	tan	Chip Enable High to Address Transition	10		10		ns	
tehqv1 ^(2, 3)		Chip Enable High to Output Valid	6		7		μs	
tehqv2 ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.4		sec	
^t ehqv3 ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec	
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec	
t _{QVPH} ⁽⁴⁾	t _{РНН}	Output Valid to Reset/Power Down High	0		0		ns	
tavvpl ⁽⁴⁾		Output Valid to VPP Low	0		0		ns	

Notes: 1. See Figure 3 and Table 8 for timing measurements. 2. Time is measured to Status Register Read giving bit b7 ='1'. 3. For Program or Erase of the Boot Block RP must be at V_{HH}. 4. Sampled only, not 100% tested.

Table 20B. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (T_A = -40 to 125°C; V_PP = 12V \pm 5%)

Symbol							
			-100		-120		
	Alt	Parameter	$V_{\rm CC} = 5$	SV ± 10%	$V_{\rm CC} = 5V \pm 10\%$		Unit
			EPROM Interface		EPROM Interface		
			Min	Max	Min	Max	
tavav	twc	Write Cycle Time	100		120		ns
t PHEL	tes	Power Down High to Chip Enable Low	210		210		ns
twLEL	tcs	Write Enable Low to Chip Enable Low	0		0		ns
t ELEH	twp	Chip Enable Low to Chip Enable High	80		90		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	50		50		ns
tehdx	t _{DH}	Chip Enable High to Data Transition	0		0		ns
tенwн	tсн	Chip Enable High to Write Enable High	10	_	10		ns
t EHEL	twph	Chip Enable High to Chip Enable Low	40		50		ns
taven	tas	Address Valid to Chip Enable High	60		60		ns
tрннен ⁽⁴⁾	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	100		100		ns
tvphen ⁽⁴⁾	tvps	VPP High to Chip Enable High	100		100		ns
t EHAX	tan	Chip Enable High to Address Transition	10		10		ns
tehqv1 ^(2, 3)		Chip Enable High to Output Valid	7		7		μs
tehqv2 ^(2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{EHQV3} ⁽²⁾		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{EHQV4} ⁽²⁾		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁴⁾	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
tovvpl (4)		Output Valid to VPP Low	0		0		ns

Notes: 1. See Figure 3 and Table 8 for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V_{HH}.
4. Sampled only, not 100% tested.






Figure 7. Program & Erase AC Waveforms, E Controlled

26/38

Table 21. Byte Program, Erase Times

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 5V \pm 10\% \text{ or } 5V \pm 5\%)$

Parameter	Test Conditions	N	1.1			
		Min	Тур	Max	Unit	
Main Block Program	V _{PP} = 12V ±5%		1.2	4.2	sec	
Boot or Parameter Block Erase	V _{PP} = 12V ±5%		1	7	sec	
Main Block Erase	VPP = 12V ±5%		2.4	14	sec	
Main Block Program	V _{PP} = 12V ±10%		6	20	sec	
Boot or Parameter Block Erase	Vpp = 12V ±10%		5.8	40	sec	
Main Block Erase	V _{PP} = 12V ±10%		14	60	sec	

Table 22. Byte Program, Erase Times

 $(T_A = -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\% \text{ or } 5V \pm 5\%)$

Parameter	Test Conditions	N	11			
		Min	Тур Мах		– Unit	
Main Block Program	V _{PP} = 12V ±5%		1.4	5	sec	
Boot or Parameter Block Erase	V _{PP} = 12V ±5%		1.5	10.5	sec	
Main Block Erase	V _{PP} = 12V ±5%		3	18	sec	

DEVICE OPERATION (cont'd)

Output Disable. The data outputs are high impedance when the Output Enable \overline{G} is High with Write Enable \overline{W} High.

Standby. The memory is in standby when the Chip Enable E is High. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable G or Write Enable W inputs.

Power Down. The memory is in Power Down when \overline{RP} is low. The power consumption is reduced to the Power Down level, and Outputs are in high impedance, independant of the Chip Enable \overline{E} , Output Enable \overline{G} or Write Enable \overline{W} inputs.

Electronic Signature. Two codes identifying the manufacturer and the device can be read from the memories, the manufacturer code for SGS-THOMSON is 20h, and the device codes are 0E4h for the M28F211 (Top Boot Block) and 0E8h for the M28F221 (Bottom Boot Block). These codes allow programming equipment or applications to automatically match their interface to the characteristics of the particular manufacturer's product.

The Electronic Signature is output by a Read Array operation when the voltage applied to A9 is at V_{ID} , the manufacturer code is output when the Address

input A0 is Low and the device code when this input is High. Other Address inputs are ignored.

Instructions and Commands

The memories include a Command Interface (C.I.) which latches commands written to the memory. Instructions are made up from one or more commands to perform memory Read, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. These instructions require from 1 to 3 operations, the first of which is always a write operation and is followed by either a further write operation to confirm the first command or a read operation(s) to output data.

A Status Register indicates the P/E.C. status Ready or Busy, the suspend/in-progress status of erase operations, the failure/success of erase and program operations and the low/correct value of the Program Supply voltage V_{PP}.

The P/E.C. automatically sets bits b3 to b7 and clears bit b6 & b7. It cannot clear bits b3 to b5. The register can be read by the Read Status Register (RSR) instruction and cleared by the Clear Status Register (CLRS) instruction. The meaning of the bits b3 to b7 is shown in Table 7. Bits b0 to b2 are reserved for future use (and should be masked out during status checks).






Figure 8. Memory Map, Byte-wide Addresses

Read (RD) instruction. The Read instruction consists of one write operation giving the command 0FFh. Subsequent read operations will read the addressed memory array content.


Read Status Register (RSR) instruction. The Read Status Register instruction may be given at any time, including while the Program/Erase Controller is active. It consists of one write operation giving the command 70h. Subsequent Read operations output the contents of the Status Register. The contents of the status register are latched on the falling edge of E or G signals, and can be read until E or G returns to its initial high level. Either E or G must be toggled to V_{IH} to update the latch. Additionally, any read attempt during program or erase operation will automatically output the contents of the Status Register.

Read Electronic Signature (RSIG) instruction. This instruction uses 3 operations. It consists of one write operation giving the command 90h followed by two read operations to output the manufacturer and device codes. The manufacturer code, 20h, is output when the address line A0 is Low, and the device code, 0E4h for the M28F211 or 0E8h for the M28F221, when A0 is High.

Erase (EE) instruction. This instruction uses two write operations. The first command written is the Erase Set-up command 20h. The second command is the Erase Confirm command 0D0h. During the input of the second command an address of the block to be erased is given and this is latched into the memory. If the second command given is not the Erase Confirm command then the status register bits b4 and b5 are set and the instruction aborts. Read operations output the status register after erasure has started.

During the execution of the erase by the P/E.C., the memory accepts only the RSR (Read Status Register) and ES (Erase Suspend) instructions. Status Register bit b7 returns '0' while the erasure is in progress and '1' when it has completed. After completion the Status Register bit b5 returns '1' if there has been an Erase Failure because erasure has not been verified even after the maximum number of erase cycles have been executed. Status Register bit b3 returns '1' if VPP does not remain at VPPH level when the erasure is attempted and/or proceding.

VPP must be at VPPH when erasing, erase should not be attempted when VPP < VPPH as the results will be uncertain. If VPP falls below VPPH or RP goes Low the erase aborts and must be repeated, after having cleared the Status Register (CLRS). The Boot Block can only be erased when RP is also at VHH.



Program (PG) instruction. This instruction uses two write operations. The first command written is the Program Set-up command 40h (or 10h). A second write operation latches the Address and the Data to be written and starts the P/E.C. Read operations output the status register after the programming has started.

Memory programming is only made by writing '0' in place of '1' in a byte.

During the execution of the programming by the P/E.C., the memory accepts only the RSR (Read Status Register) instruction. The Status Register bit b7 returns '0' while the programming is in progress and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a Program Failure. Status Register bit b3 returns a '1' if VPP does not remain at VPPH when programming is attempted and/or during programming. VPP must be at VPPH when programming, programming should not be attempted when $V_{PP} < V_{PPH}$ as the results will be uncertain. Programming aborts if VPP drops below VPPH or RP goes Low. If aborted the data may be incorrect. Then after having cleared the Status Register (CLRS), the memory must be erased and re-programmed.

The Boot Block can only be programmed when \overline{RP} is at V_{HH}.

Clear Status Register (CLRS) instruction. The Clear Status Register uses a single write operation which clears bits b3, b4 and b5, if latched to '1' by the P/E.C., to '0'. Its use is necessary before any new operation when an error has been detected.

Erase Suspend (ES) instruction. The Erase operation may be suspended by this instruction which consists of writing the command 0B0h. The Status Register bit b6 indicates whether the erase has actually been suspended, b6 = '1', or whether the P/E.C. cycle was the last and the erase is completed, $b\hat{6} = '0'$. During the suspension the memory will respond only to Read (RD), Read Status Register (RSR) or Erase Resume (ER) instructions. Read operations initially output the status register while erase is suspended but, following a Read instruction, data from other blocks of the memory can be read. VPP must be maintained at VPPH while erase is suspended. If VPP does not remain at VPPH or the RP signal goes Low while erase is suspended then erase is aborted while bits b5 and b3 of the status register are set. Erase operation must be repeated after having cleared the status register, to be certain to erase the block.

Erase Resume (ER) instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command 0D0h. The status register bit b6 is cleared when erasure resumes. Read operations output the status register after the erase is resumed. The suggested flow charts for programs that use the programming, erasure and erase suspend/resume features of the memories are shown in Figure 9 to Figure 11.

Programming. The memory can be programmed byte-by-byte. The Program Supply voltage VPP must be applied before program instructions are given, and if the programming is in the Boot Block, RP must also be raised to V_{HH} to unlock the Boot Block. The Program Supply voltage may be applied continuously during programming. The program sequence is started by writing a Program Set-up command (40h) to the Command Interface, this is followed by writing the address and data byte or word to the memory. The Program/Erase Controller automatically starts and performs the programming after the second write operation, providing that the VPP voltage (and RP voltage if programming the Boot Block) are correct. During the programming the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that programming is completed.

A full status check can be made after each byte/word or after a sequence of data has been programmed. The status check is made on bit b3 for any possible VPP error and on bit b4 for any possible programming error.

Erase. The memory can be erased by blocks. The Program Supply voltage VPP must be applied before the Erase instruction is given, and if the Erase is of the Boot Block RP must also be raised to VHH to unlock the Boot Block. The Erase sequence is started by writing an Erase Set-up command (20h) to the Command Interface, this is followed by an address in the block to be erased and the Erase Confirm command (0D0h). The Program/Erase Controller automatically starts and performs the block erase, providing the VPP voltage (and the RP voltage if the erase is of the Boot Block) is correct. During the erase the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that erase is completed.

A full status check can be made after the block erase by checking bit b3 for any possible V_{PP} error, bits b5 and b6 for any command sequence errors (erase suspended) and bit b5 alone for an erase error.



29/38

Reset. Note that after any program or erase instruction has completed with an error indication or after any VPP transitions down to VPPL the Command Interface must be reset by a Clear Status Register Instruction before data can be accessed.

Automatic Power Saving

The M28F211 and M28F221 memories place themselves in a lower power state when not being accessed. Following a Read operation, after a delay equal to the memory access time, the Supply Current is reduced from a typical read current of 25mA (CMOS inputs) to less than 2mA.

Power Down

The memories provide a power down control input \overline{RP} . When this signal is taken to below V_{SS} + 0.2V all internal circuits are switched off and the supply current drops to typically 0.2µA and the program current to typically 0.1µA. If \overline{RP} is taken low during a memory read operation then the memory is de-selected and the outputs become high impedance. If \overline{RP} is taken low during a program or erase sequence then it is aborted and the memory content is no longer valid.

Recovery from deep power down requires 300ns to a memory read operation, or 210ns to a command write. On return from power down the status register is cleared to 00h.

Power Up

The Supply voltage V_{CC} and the Program Supply voltage V_{PP} can be applied in any order. The memory Command Interface is reset on power up to Read Memory Array, but a negative transition of Chip Enable \overline{E} or a change of the addresses is required to ensure valid data outputs. Care must be taken to avoid writes to the memory when V_{CC} is above V_{LKO} and V_{PP} powers up first. Writes can be inhibited by driving either \overline{E} or \overline{W} to V_{IH}. The memory is disabled until \overline{RP} is up to V_{IH}.

Supply Rails

Normal precautions must be taken for supply voltage decoupling, each device in a system should have the V_{CC} and V_{PP} rails decoupled with a 0.1μ F capacitor close to the V_{CC} and V_{SS} pins. The PCB trace widths should be sufficient to carry the V_{PP} program and erase currents required.

SGS-THOMSON




Figure 9. Program Flow-chart and Pseudo Code

Notes: 1. Status check of b3 (VPP Low) and b4 (Program Error) can be made after each byte/word programming or after a sequence. 2. If a VPP Low or Program Erase is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.







Figure 10. Erase Flow-chart and Pseudo Code

Note: 1. If VPP Low or Erase Error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.














Figure 12. Command Interface and Program Erase Controller Flow-diagram (a)

Notes: 1. If no command is written, the Command Interface remains in its previous valid state. Upon power-up, on exit from power-down or if V_{CC} falls below V_{LKO}, the Command Interface defaults to Read Array mode.
2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.








Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.



M28F211, M28F221

ORDERING INFORMATION SCHEME



For a list of available options (V $_{CC}$ Range, Array Organisation, Speed, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



36/38

37/38

Symb		mm		inches			
- ,	Тур	Min	Max	Тур	Min	Max	
А			1.20			0.047	
A1		0.05	0.15		0.002	0.006	
A2		0.95	1.05		0.037	0.041	
В		0.17	0.27		0.007	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		9.90	10.10		0.390	0.398	
е	0.50	-	-	0.020	-	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		40			40		
СР			0.10		······································	0.004	

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 20mm

TSOP40

