

**PRELIMINARY**

Some of contents are described for general products and are subject to change without notice.

**DESCRIPTION**

M2V28S20TP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTTL interface and M2V28S30TP is organized as 4-bank x 4,194,304-word x 8-bit and M2V28S40TP is organized as 4-bank x 2,097,152-word x 16-bit. All inputs and outputs are referenced to the rising edge of CLK.

M2V28S20TP,M2V28S30TP,M2V28S40TP achieves very high speed data rates up to 133MHz, and is suitable for main memory or graphic memory in computer systems.

**FEATURES**

ITEM		M2V28S20/30/40TP			
		-6	-7	-8	
tCLK	Clock Cycle Time (Min.)	7.5ns	10ns	10ns	
tRAS	Active to Precharge Command Period (Min.)	45ns	50ns	50ns	
tRCD	Row to Column Delay (Min.)	20ns	20ns	20ns	
tAC	Access Time from CLK (Max.) (CL=3)	5.4ns	6ns	6ns	
tRC	Ref/Active Command Period (Min.)	67.5ns	70ns	70ns	
Icc1	Operation Current (Max.) (Single Bank)	V28S20	120mA	115mA	115mA
		V28S30	130mA	120mA	120mA
		V28S40	-	135mA	135mA
Icc6	Self Refresh Current (Max.)	2mA	2mA	2mA	

- Single 3.3V ±0.3V power supply
- Max. Clock frequency -6:PC133<3-3-3> / -7:PC100<2-2-2> / -8:PC100<3-2-2>
- PC133(-6) supports x4/x8 only. And does not support Low-Power (L) version.
- Fully synchronous operation referenced to clock rising edge
- 4-bank operation controlled by BA0,BA1(Bank Address)
- /CAS latency- 2/3 (programmable)
- Burst length- 1/2/4/8/FP (programmable)
- Burst type- Sequential and interleave burst (programmable)
- Byte Control- DQML and DQMU (M2V28S40TP)
- Random column access
- Auto precharge / All bank precharge controlled by A10
- Auto and self refresh
- 4096 refresh cycles /64ms
- LVTTTL Interface
- Package

M2V28S20TP/30TP/40TP

400-mil, 54-pin Thin Small Outline (TSOP II) with 0.8mm lead pitch



SDRAM (Rev. 1.0E)

Jun. '99

MITSUBISHI LSIs

M2V28S20TP-6,-7,-8

M2V28S30TP-6,-7,-7L,-8,-8L

M2V28S40TP-7,-7L,-8,-8L

128M Synchronous DRAM

(4-BANK x 8,388,608-WORD x 4-BIT)

(4-BANK x 4,194,304-WORD x 8-BIT)

(4-BANK x 2,097,152-WORD x 16-BIT)


---

## Revision History

Rev.	Description
1.0	- Add PC133 Specification.




PIN CONFIGURATION (TOP VIEW)



- |               |                         |              |                              |
|---------------|-------------------------|--------------|------------------------------|
| <b>CLK</b>    | : Master Clock          | <b>DQM</b>   | : Output Disable/ Write Mask |
| <b>CKE</b>    | : Clock Enable          | <b>A0-11</b> | : Address Input              |
| <b>/CS</b>    | : Chip Select           | <b>BA0,1</b> | : Bank Address               |
| <b>/RAS</b>   | : Row Address Strobe    | <b>Vdd</b>   | : Power Supply               |
| <b>/CAS</b>   | : Column Address Strobe | <b>VddQ</b>  | : Power Supply for Output    |
| <b>/WE</b>    | : Write Enable          | <b>Vss</b>   | : Ground                     |
| <b>DQ0-15</b> | : Data I/O              | <b>VssQ</b>  | : Ground for Output          |




**BLOCK DIAGRAM**



Note : This figure shows the M2V28S30TP.  
 The M2V28S20TP configuration is 4096x2048x4 of cell array and DQ 0-3.  
 The M2V28S40TP configuration is 4096x512x16 of cell array and DQ 0-15.

**Type Designation Code**

These rules are only applied to the Synchronous DRAM family.



## PIN FUNCTION

CLK	Input	Master Clock: All other inputs are referenced to the rising edge of CLK.
CKE	Input	Clock Enable: CKE controls internal clock. When CKE is low, internal clock for the following cycle is ceased. CKE is also used to select auto / selfrefresh. After self refresh mode is started, CKE becomes synchronous input. Self refresh is maintained as long as CKE is low.
/CS	Input	Chip Select: When /CS is high, any command means No Operation.
/RAS, /CAS, /WE	Input	Combination of /RAS, /CAS, /WE defines basic commands.
A0-11	Input	A0-11 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-11. The Column Address is specified by A0-9,11 (x4) / A0-9 (x8) / A0-8 (x16). A10 is also used to indicate precharge option. When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0,1	Input	Bank Address: BA0,1 specifies one of four banks to which a command is applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
DQ0-7	Input / Output	Data In and Data out are referenced to the rising edge of CLK.
DQM	Input	Din Mask / Output Disable: When DQM is high in burst write, Din for the current cycle is masked. When DQM is high in burst read, Dout is disabled at the next but one cycle.
Vdd, Vss	Power Supply	Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ	Power Supply	VddQ and VssQ are supplied to the Output Buffers only.



SDRAM (Rev. 1.0E)

Jun. '99

MITSUBISHI LSIs

M2V28S20TP-6,-7,-8

M2V28S30TP-6,-7,-7L,-8,-8L

M2V28S40TP-7,-7L,-8,-8L

(4-BANK x 8,388,608-WORD x 4-BIT)

(4-BANK x 4,194,304-WORD x 8-BIT)


(4-BANK x 2,097,152-WORD x 16-BIT)

## BASIC FUNCTIONS

The M2V28S30TP provides basic functions, bank (row) activate, burst read / write, bank (row) precharge, and auto / self refresh.

Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS, CKE and A10 are used as chip select, refresh option, and precharge option, respectively.

To know the detailed definition of commands, please see the command truth table.



### Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates a row in an idle bank indicated by BA.

### Read (READ) [/RAS =H, /CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A10 =H at this command, the bank is deactivated after the burst read (auto-precharge, **READA**).

### Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. When A10 =H at this command, the bank is deactivated after the burst write (auto-precharge, **WRITEA**).

### Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read / write operation. When A10 =H at this command, all banks are deactivated (precharge all, **PREA**).

### Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh address including bank address are generated internally. After this command, the banks are precharged automatically.



**COMMAND TRUTH TABLE**

COMMAND	MNEMONIC	CKE <sub>n-1</sub>	CKE <sub>n</sub>	/CS	/RAS	/CAS	/WE	BA0,1	A11	A10	A0-9
Deselect	DESEL	H	X	H	X	X	X	X	X	X	X
No Operation	NOP	H	X	L	H	H	H	X	X	X	X
Row Address Entry & Bank Activate	ACT	H	X	L	L	H	H	V	V	V	V
Single Bank Precharge	PRE	H	X	L	L	H	L	V	X	L	X
Precharge All Banks	PREA	H	X	L	L	H	L	X	X	H	X
Column Address Entry & Write	WRITE	H	X	L	H	L	L	V	V	L	V
Column Address Entry & Write with Auto-Precharge	WRITEA	H	X	L	H	L	L	V	V	H	V
Column Address Entry & Read	READ	H	X	L	H	L	H	V	V	L	V
Column Address Entry & Read with Auto-Precharge	READA	H	X	L	H	L	H	V	V	H	V
Auto-Refresh	REFA	H	H	L	L	L	H	X	X	X	X
Self-Refresh Entry	REFS	H	L	L	L	L	H	X	X	X	X
Self-Refresh Exit	REFSX	L	H	H	X	X	X	X	X	X	X
		L	H	L	H	H	H	X	X	X	X
Mode Register Set	MRS	H	X	L	L	L	L	L	L	L	V*1

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

## NOTE:

1. A7-A9 =0, A0-A6 =Mode Address



## FUNCTION TRUTH TABLE

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
IDLE	H	X	X	X	X	DESEL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	BA	TBST	ILLEGAL*2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL*2
	L	L	H	H	BA, RA	ACT	Bank Active, Latch RA
	L	L	H	L	BA, A10	PRE / PREA	NOP*4
	L	L	L	H	X	REFA	Auto-Refresh*5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set*5
ROW ACTIVE	H	X	X	X	X	DESEL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	BA	TBST	NOP
	L	H	L	H	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	Precharge / Precharge All
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



**FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
READ	H	X	X	X	X	DESEL	NOP (Continue Burst to END)
	L	H	H	H	X	NOP	NOP (Continue Burst to END)
	L	H	H	L	BA	TBST	Terminate Burst
	L	H	L	H	BA, CA, A10	READ /READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge*3
	L	H	L	L	BA, CA, A10	WRITE /WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto-Precharge*3
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	H	L	BA, A10	PRE /PREA	Terminate Burst, Precharge
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE	H	X	X	X	X	DESEL	NOP (Continue Burst to END)
	L	H	H	H	X	NOP	NOP (Continue Burst to END)
	L	H	H	L	BA	TBST	Terminate Burst
	L	H	L	H	BA, CA, A10	READ /READA	Terminate Burst, Latch CA, Begin Read, Determine Auto-Precharge*3
	L	H	L	L	BA, CA, A10	WRITE /WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto-Precharge*3
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	H	L	BA, A10	PRE /PREA	Terminate Burst, Precharge
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

**FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
READ with AUTO PRECHARGE	H	X	X	X	X	DESEL	NOP (Continue Burst to END)
	L	H	H	H	X	NOP	NOP (Continue Burst to END)
	L	H	H	L	BA	TBST	ILLEGAL
	L	H	L	H	BA, CA, A10	READ / READA	ILLEGAL
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL*2
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE with AUTO PRECHARGE	H	X	X	X	X	DESEL	NOP (Continue Burst to END)
	L	H	H	H	X	NOP	NOP (Continue Burst to END)
	L	H	H	L	BA	TBST	ILLEGAL
	L	H	L	H	BA, CA, A10	READ / READA	ILLEGAL
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL*2
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

**FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
PRE - CHARGING	H	X	X	X	X	DESEL	NOP (Idle after tRP)
	L	H	H	H	X	NOP	NOP (Idle after tRP)
	L	H	H	L	BA	TBST	ILLEGAL*2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL*2
	L	L	H	H	BA, RA	ACT	ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	NOP*4 (Idle after tRP)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
ROW ACTIVATING	H	X	X	X	X	DESEL	NOP (Row Active after tRCD)
	L	H	H	H	X	NOP	NOP (Row Active after tRCD)
	L	H	H	L	BA	TBST	ILLEGAL*2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL*2
	L	L	H	H	BA, RA	ACT	ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL*2
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

**FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
WRITE RECOVERING	H	X	X	X	X	DESEL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	BA	TBST	ILLEGAL*2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL*2
	L	L	H	H	BA, RA	ACT	ILLEGAL*2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL*2
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
REFRESHING	H	X	X	X	X	DESEL	NOP (Idle after tRC)
	L	H	H	H	X	NOP	NOP (Idle after tRC)
	L	H	H	L	BA	TBST	ILLEGAL
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL
	L	L	H	H	BA, RA	ACT	ILLEGAL
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

**FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
MODE REGISTER SETTING	H	X	X	X	X	DESEL	NOP (Idle after tRSC)
	L	H	H	H	X	NOP	NOP (Idle after tRSC)
	L	H	H	L	BA	TBST	ILLEGAL
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL
	L	L	H	H	BA, RA	ACT	ILLEGAL
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

## ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

## NOTES:

1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
5. ILLEGAL if any bank is not idle.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.



**FUNCTION TRUTH TABLE for CKE**

Current State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	/CS	/RAS	/CAS	/WE	Add	Action
SELF-REFRESH*1	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exit Self-Refresh (Idle after tRC)
	L	H	L	H	H	H	X	Exit Self-Refresh (Idle after tRC)
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
POWER DOWN	H	X	X	X	X	X	X	INVALID
	L	H	X	X	X	X	X	Exit Power Down to Idle
	L	L	X	X	X	X	X	NOP (Maintain Power Down)
ALL BANKS IDLE*2	H	H	X	X	X	X	X	Refer to Function Truth Table
	H	L	L	L	L	H	X	Enter Self-Refresh
	H	L	H	X	X	X	X	Enter Power Down
	H	L	L	H	H	H	X	Enter Power Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	X	X	X	ILLEGAL
	L	X	X	X	X	X	X	Refer to Current State =Power Down
ANY STATE other than listed above	H	H	X	X	X	X	X	Refer to Function Truth Table
	H	L	X	X	X	X	X	Begin CLK Suspend at Next Cycle*3
	L	H	X	X	X	X	X	Exit CLK Suspend at Next Cycle*3
	L	L	X	X	X	X	X	Maintain CLK Suspend

## ABBREVIATIONS:


H=High Level, L=Low Level, X=Don't Care

## NOTES:

1. CKE Low to High transition will re-enable CLK and other inputs **asynchronously**. A minimum setup time must be satisfied before any command other than EXIT.
2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
3. Must be legal command.



### SIMPLIFIED STATE DIAGRAM



## POWER ON SEQUENCE



Before starting normal operation, the following power on sequence is necessary to prevent a SDRAM from damaged or malfunctioning.

1. Apply power and start clock. Attempt to maintain CKE high, DQM high and NOP condition at the inputs.
2. Maintain stable power, stable clock, and NOP input conditions for a minimum of 200µs.
3. Issue precharge commands for all banks. (PRE or PREA)
4. After all banks become idle state (after tRP), issue 8 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.

After these sequence, the SDRAM is idle state and ready for normal operation.

## MODE REGISTER

Burst Length, Burst Type and /CAS Latency can be programmed by setting the mode register (MRS). The mode register stores these data until the next MRS command, which may be issued when all banks are in idle state. After tRSC from a MRS command, the SDRAM is ready for new command.



LATENCY MODE	CL	/CAS LATENCY
	0 0 0	R
	0 0 1	R
	0 1 0	2
	0 1 1	3
	1 0 0	R
	1 0 1	R
	1 1 0	R
	1 1 1	R


BURST LENGTH	BL	BT= 0	BT= 1
	0 0 0	1	1
	0 0 1	2	2
	0 1 0	4	4
	0 1 1	8	8
	1 0 0	R	R
	1 0 1	R	R
	1 1 0	R	R

BURST TYPE	0	SEQUENTIAL
	1	INTERLEAVED

R: Reserved for Future Use







Initial Address			BL	Column Addressing															
A2	A1	A0		Sequential								Interleaved							
0	0	0	8	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1		3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0		4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0	4	0	1	2	3					0	1	2	3				
-	0	1		1	2	3	0					1	0	3	2				
-	1	0		2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
-	-	0	2	0	1							0	1						
-	-	1		1	0							1	0						




## OPERATIONAL DESCRIPTION

### BANK ACTIVATE

The SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA0,1). A row is indicated by the row addresses A0-11. The minimum activation interval between one bank and the other bank is  $t_{RRD}$ . *Maximum 2 ACT commands are allowed within  $t_{RC}$* , although the number of banks which are active concurrently is not limited.

### PRECHARGE


The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active, the precharge all command (PREA, PRE + A10=H) is available to deactivate them at the same time. After  $t_{RP}$  from the precharge, an ACT command to the same bank can be issued.




### READ

After  $t_{RCD}$  from the bank activation, a READ command can be issued. 1st output data is available after the /CAS Latency from the READ, followed by (BL - 1) consecutive data when the Burst Length is BL. The start address is specified by A0-A9,A11(x4), A0-9(X8), A0-8(X16), and the address sequence of burst data is defined by the Burst Type. A READ command may be applied to any active bank, so the row precharge time ( $t_{RP}$ ) can be hidden behind continuous output data by interleaving the multiple banks. When A10 is high at a READ command, the auto-precharge (READA) is performed. Any command (READ, WRITE, PRE, ACT) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at BL after READA. (Need to keep  $t_{RAS}$  min.) The next ACT command can be issued after (BL +  $t_{RP}$ ) from the previous READA.


**Multi Bank Interleaving READ (BL=4, CL=3)**



**READ with Auto-Precharge (BL=4, CL=3)**





**READ Auto-Precharge Timing (BL=4)**



## WRITE


After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set at the same cycle as the WRITE. Following (BL - 1) data are written into the RAM, when the Burst Length is BL. The start address is specified by A0-A9,A11(x4), A0-9(X8), A0-8(X16) and the address sequence of burst data is defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous input data by interleaving the multiple banks. From the last input data to the PRE command, the write recovery time (tWR) is required. When A10 is high at a WRITE command, the autoprecharge (WRITEEA) is performed. Any command (READ, WRITE, PRE, ACT) to the same bank is inhibited till the internal precharge is complete. The internal precharge begins at tWR after the last input data cycle. (Need to keep tRAS min.) The next ACT command can be issued after tRP from the internal precharge timing.



**BURST INTERRUPTION**


**[ Read Interrupted by Read ]**

Burst read operation can be interrupted by new read of any bank. Random column access is allowed. READ to READ interval is minimum 1 CLK..




**[ Read Interrupted by Write ]**

Burst read operation can be interrupted by write of any bank. Random column access is allowed. In this case, the DQ should be controlled adequately by using the DQM to prevent the bus contention. The output is disabled automatically 1 cycle after WRITE assertion.




**[ Read Interrupted by Precharge ]**

Burst read operation can be interrupted by precharge of *the same bank* . READ to PRE interval is minimum 1 CLK. A PRE command to output disable latency is equivalent to the /CAS Latency. As a result, READ to PRE interval determines valid data length to be output. The figure below shows examples of BL=4.




**[ Write Interrupted by Write ]**

Burst write operation can be interrupted by new write of any bank. Random column access is allowed. WRITE to WRITE interval is minimum 1 CLK.




**[ Write Interrupted by Read ]**

Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. WRITE to READ interval is minimum 1 CLK. The input data on DQ at the interrupting READ cycle is "don't care".



### [ Write Interrupted by Precharge ]


Burst write operation can be interrupted by precharge of *the same bank*. Random column access is allowed. Write recovery time ( $t_{WR}$ ) is required from the last data to PRE command.





## AUTO REFRESH


Single cycle of auto-refresh is initiated with a REFA ( $\overline{\text{CS}} = \overline{\text{RAS}} = \overline{\text{CAS}} = \text{L}$ ,  $\overline{\text{WE}} = \overline{\text{CKE}} = \text{H}$ ) command. The refresh address is generated internally. 4096 REFA cycles within 64ms refresh 128Mbit memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an auto-refresh, all banks must be in the idle state. Auto-refresh to auto-refresh interval is minimum tRC. Any command must not be supplied to the device before tRC from the REFA command.



**SELF REFRESH**


Self-refresh mode is entered by issuing a REFS command (/CS= /RAS= /CAS= L, /WE= H, CKE= L). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enabled input ,all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE (REFSX) for longer than tSRX. After tRC from REFSX all banks are in the idle state and a new command can be issued, but DESEL or NOP commands must be asserted till then.

**Self-Refresh**




### CLK SUSPEND


CKE controls the internal CLK at the following cycle. Figure below shows how CKE works. By negating CKE, the next internal CLK is suspended. The purpose of CLK suspend is power down, output suspend or input suspend. CKE is a synchronous input except during the self-refresh mode. CLK suspend can be performed either when the banks are active or idle. A command at the suspended cycle is ignored.



#### Power Down by CKE




#### DQ Suspend by CKE



## DQM CONTROL

DQM is a dual function signal defined as the data mask for writes and the output disable for reads. During writes, DQM masks input data word by word. DQM to write mask latency is 0. During reads, DQM forces output to Hi-Z word by word. DQM to output Hi-Z latency is 2.



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 - 4.6	V
VddQ	Supply Voltage for Output	with respect to VssQ	-0.5 - 4.6	V
VI	Input Voltage	with respect to Vss	-0.5 - 4.6	V
VO	Output Voltage	with respect to VssQ	-0.5 - 4.6	V
IO	Output Current		50	mA
Pd	Power Dissipation	Ta = 25°C	1000	mW
Topr	Operating Temperature		0 - 70	°C
Tstg	Storage Temperature		-65 - 150	°C

## RECOMMENDED OPERATING CONDITIONS

(Ta=0 – 70°C, unless otherwise noted )

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Supply Voltage	0	0	0	V
VddQ	Supply Voltage for Output	3.0	3.3	3.6	V
VssQ	Supply Voltage for Output	0	0	0	V
VIH*1	High-level Input Voltage all inputs	2.0		VddQ +0.3	V
VIL*2	Low-level Input Voltage all inputs	-0.3		0.8	V

### NOTES)

1. VIH(max)=5.5V for pulse width less than 10ns.
2. VIL(min)=-1.0V for pulse width less than 10ns.

## CAPACITANCE

(Ta=0 – 70°C, Vdd= VddQ= 3.3 ± 0.3V, Vss= VssQ= 0V, unless otherwise noted )

Symbol	Parameter	Test Condition	Limits (min.)	Limits (max.)		Unit
				-6 (PC133)	-7/-8(PC100)	
CI(A)	Input Capacitance, address pin	@ 1MHz 1.4V bias 200mV swing Vcc=3.3V	2.5	3.8	5.0	pF
CI(C)	Input Capacitance, control pin					
CI(K)	Input Capacitance, CLK pin					
CI/O	Input Capacitance, I/O pin					



AVERAGE SUPPLY CURRENT from Vdd

(Ta=0 – 70°C, Vdd= VddQ= 3.3 ± 0.3V, Vss= VssQ= 0V, unless otherwise noted )

ITEM		Symbol	Organi- zation	Limits (max.)			Unit	Note
				-6	-7	-8		
operating current tRC=min, tCLK =min, BL=1 , CL=3	single bank operation	lcc1	x4	120	115	115	mA	*1
			x8	130	120	120		
			x16	-	135	135		
precharge standby current in Non Power down mode  /CS > Vcc -0.2V	tCLK = 15ns CKE = H VIH > Vcc - 0.2V VIL < 0.2V	lcc2N	x4/x8/x16	25	25	25	mA	*1
	CLK = L & CKE = H VIH > Vcc - 0.2V VIL < 0.2V all input signals are fixed.	lcc2NS	x4/x8/x16	15	15	15		
precharge standby current in Power down mode  /CS > Vcc -0.2V	tCLK = 15ns CKE = L	lcc2P	x4/x8/x16	2	2	2	mA	*1
	CLK = L CKE = L	lcc2PS	x4/x8/x16	1	1	1		
active standby current	CKE = H, tCLK=15ns	lcc3N	x4/x8/x16	40	40	40	mA	*1
	CKE = H, CLK=L	lcc3NS	x4/x8/x16	35	35	35		
burst current  All Bank Active tCLK = min BL=4, CL=3		lcc4	x4	185	140	140	mA	*1
			x8	200	150	150		
			x16	-	160	160		
auto-refresh current	tRC=min, tCLK=min	lcc5	x4/x8/x16	200	200	200	mA	*1
self-refresh current	CKE < 0.2V	lcc6	x4/x8/x16	2	2	2		
				-	0.8	0.8	mA	*1,2

NOTE)

1. lcc(max) is specified at the output open condition.
2. Low Power version. (-7L,-8L only)

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Ta=0 – 70°C, Vdd= VddQ= 3.3 ± 0.3V, Vss= VssQ= 0V, unless otherwise noted )

Symbol	Parameter	Test Conditions	Limits		unit
			Min.	Max.	
VOH (DC)	High-Level Output Voltage (DC)	IOH=-2mA	2.4		V
VOL (DC)	Low-level Output Voltage (DC)	IOL= 2mA		0.4	V
IOZ	Off-state Output Current	Q floating VO=0 -- VddQ	-10	10	µA
Ii	Input Current	VIH = 0 -- VddQ +0.3V	-10	10	µA



## AC TIMING REQUIREMENTS

( $T_a=0 - 70^\circ\text{C}$ ,  $V_{dd}=V_{ddQ}=3.3 \pm 0.3\text{V}$ ,  $V_{ss}=V_{ssQ}=0\text{V}$ , unless otherwise noted)


Input Pulse Levels:

0.8V – 2.0V

Input Timing Measurement Level:

1.4V

Symbol	Parameter	Limits						Unit	
		-6		-7		-8			
		Min.	Max.	Min.	Max.	Min.	Max.		
tCLK	CLK cycle time	CL=2	10		10		13		ns
		CL=3	7.5		10		10		ns
tCH	CLK High pulse width	2.5		3		3		ns	
tCL	CLK Low pulse width	2.5		3		3		ns	
tT	Transition time of CLK	1	10	1	10	1	10	ns	
tIS	Input Setup time (all inputs)	1.5		2		2		ns	
tIH	Input Hold time (all inputs)	0.8		1		1		ns	
tRC	Row Cycle time	67.5		70		70		ns	
tRCD	Row to Column Delay	20		20		20		ns	
tRAS	Row Active time	45	100K	50	100K	50	100K	ns	
tRP	Row Precharge time	20		20		20		ns	
tWR	Write Recovery time	15		20		20		ns	
tRRD	Act to Act Delay time	15		20		20		ns	
tRSC	Mode Register Set Cycle time	15		20		20		ns	
tSRX	Self-refresh Exit time	7.5		10		10		ns	
tPDE	Power Down Exit time	7.5		10		10		ns	
tREF	Refresh Interval time		64		64		64	ms	



Any AC timing is referenced to the input signal passing through 1.4V.

**SWITCHING CHARACTERISTICS**



(Ta=0 – 70°C, Vdd= VddQ= 3.3 ± 0.3V, Vss= VssQ= 0V, unless otherwise noted )

Symbol	Parameter	Limits						Unit	Note	
		-6		-7		-8				
		Min.	Max.	Min.	Max.	Min.	Max.			
tAC	Access time from CLK	CL=2		6		6		7	ns	*1
		CL=3		5.4		6		6	ns	
tOH	Output Hold time from CLK	CL=2	3		3		3		ns	
		CL=3	2.7		3		3		ns	
tOLZ	Delay time, output low-impedance from CLK		0		0		0		ns	
tOHZ	Delay time, output high-impedance from CLK		2.7	5.4	3	6	3	6	ns	

NOTE)


1. If clock rising time is longer than 1ns, (tr /2–0.5ns) should be added to the parameter.

Output Load Condition






**Burst Write (single bank) @BL=4**



*Italic parameter* indicates minimum case




**Burst Write (multi bank) @BL=4**



*Italic parameter* indicates minimum case




**Burst Read (single bank) @BL=4 CL=3**



*Italic parameter* indicates minimum case




**Burst Read (multiple bank) @BL=4 CL=3**



*Italic parameter* indicates minimum case




**Burst Write (multi bank) with Auto-Precharge @BL=4**



*Italic parameter* indicates minimum case




**Burst Read (multiple bank) with Auto-Precharge @BL=4 CL=3**



*Italic parameter* indicates minimum case




**Page Mode Burst Write (multi bank) @BL=4**



*Italic parameter* indicates minimum case



**Page Mode Burst Read (multi bank) @BL=4 CL=3**




*Italic parameter* indicates minimum case





**Write Interrupted by Write / Read @BL=4**




Burst Write can be interrupted by Write or Read of any active bank.

*Italic parameter* indicates minimum case



**Read Interrupted by Read / Write @BL=4 CL=3**




Burst Read can be interrupted by Read or Write of any active bank.

*Italic parameter* indicates minimum case



**Write Interrupted by Precharge @BL=4**




Burst Write is not interrupted by Precharge of the other bank.

Burst Write is interrupted by Precharge of the same bank.

*Italic parameter* indicates minimum case



**Read Interrupted by Precharge @BL=4 CL=3**




Burst Read is not interrupted by Precharge of the other bank.

Burst Read is interrupted by Precharge of the same bank.

*Italic parameter* indicates minimum case




### Mode Register Setting



*Italic parameter* indicates minimum case



**Auto-Refresh @BL=4**



↑ Auto-Refresh

Before Auto-Refresh,  
all banks must be idle  
state.

↑ ACT#0


After tRC from Auto-Refresh,  
all banks are idle state.

↑ WRITE#0

*Italic parameter* indicates minimum case



### Self-Refresh




Before Self-Refresh Entry,  
all banks must be idle state.

After tRC from Self-Refresh Exit,  
all banks are idle state.

*Italic parameter* indicates minimum case



### DQM Write Mask @BL=4




*Italic parameter* indicates minimum case






**DQM Read Mask @BL=4 CL=3**



*Italic parameter* indicates minimum case




**Power Down**



*Italic parameter* indicates minimum case



**CLK Suspend @BL=4 CL=3**



*Italic parameter* indicates minimum case



## Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

2. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

4. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for special applications, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

5. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

6. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

7. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

