MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

DESCRIPTION

The M37102M8-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP. This single-chip microcomputer is useful for the high-tech channel selection system for TVs.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M37102M8-XXXSP/FP and the M37201M6-XXXSP are noted below. The following explanations apply to the M37102M8-XXXSP. Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M37102M8-XXXSP/FP	16384 bytes	320 bytes
M37201M6-XXXSP	24576 bytes	384 bytes

FEATURES


- Number of basic instructions 69
- Memory size ROM ···· 16384 bytes (M37102M8-XXXSP/FP) 24576 bytes (M37201M6-XXXSP) RAM ·······320 bytes (M37102M8-XXXSP/FP)

384 bytes (M37201M6-XXXSP)

Kinds of character126


APPLICATION

τv






MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER







MITSUBISHI

MICROCOMPUTERS

D

2--52

MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

FUNCTIONS OF M37102M8-XXXSP

Parameter			Functions		
Number of basic instructions			69		
Instruction execution time			1µs (minimum instructions, at 4MHz frequency)		
Clock frequency			4MHz		
		ROM	16384bytes		
••	M37102M8-XXXSP/FP	RAM	320bytes		
Memory size		ROM	24576bytes		
	M37201M6-XXXSP	RAM	384bytes		
- Andrew Carrow Car	P0, P1, P2	1/0	8-bit×3		
	P3 ₀ , P3 ₁	I/O	2-bit×1		
,		1/2	5-bit×1 (can be used as timer input pins, INT1, INT2 input pins and A-D		
Input/Output ports	P3 ₂ -P3 ₆	1/0	input pins)		
	P4	I/O	8-bit×1 (can be used as serial I/O function pins and PWM output pins)		
	P5	Output	5-bit×1 (can be used as R, G, B, I, OUT pins)		
	P6	1/0	8-bit×1 (can be used as PWM output pins)		
Serial I/O			8-bit×2 (Special serial I/O (8-bit)×1)		
Timers			8-bit timer×4		
Subroutine nesting			96levels (max)		
Lat			Two external interrupts, nine internal interrupts,		
Interrupt			one software interrupt		
Clock generating circuit			Two built-in circuits (externally connected ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
1	at CRT display ON		110mW (clock frequency X _{IN} =4MHz, V _{CC} =5.5V, Typ.)		
Power dissipation	at CRT display OFF		55mW (clock frequency X _{IN} =4MHz, V _{CC} =5.5V, Typ)		
	at stop mode		1.65mW (Max)		
	Input/Output voltage		5V (Port P4 ₆ , P4 ₇ , P6 ₀ -P6 ₇)		
Input/Output characteristics	Output current		10mA (Port P2 ₄ -P2 ₇)		
Operating temperature range			-10 to 70°C		
Device structure			CMOS silicon gate process		
D	M37102M8-XXXSP, M3720	1M6-XXXSP	64-pin shrink plastic molded DIP		
Package	M37102M8-XXXFP		80-pin plastic molded QFP		
	Number of character		24 characters×3 lines		
CRT display function	Kinds of character		126 (12×16 dots)		



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS}
CNV _{ss}	CNV _{SS}		This is connected to V_{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μ s (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Х _{оит}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
P0 ₀ -P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode. The output structure is CMOS output
P10-P17	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0
P20-P27	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0
P3 ₀ -P3 ₆	I/O port P3	I/O	Port P3 is a 7-bit I/O port and has basically the same functions as port P0, but the output structure of $P3_0$, $P3_1$ is CMOS output and the output structure of $P3_2$ -P3 ₆ is N-channel open drain $P3_2$, $P3_3$ are in common with external clock input pins of timer 2 and 3 $P3_4$, $P3_6$ are in common with external interrupt input pins INT ₁ and INT ₂ $P3_5$, $P3_6$ are in common with analog input pins of A-D converter (A-D1, A-D2)
P4 ₀ -P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is N-channel open drain When serial I/O1 is used,P4 ₀ , P4 ₁ , P4 ₂ and P4 ₃ work as S _{OUT1} , S _{CLK1} , S _{IN1} and $\overline{S_{RDY1}}$ pins, respectively When serial I/O2 is used, P4 ₄ , P4 ₅ , P4 ₆ and P4 ₇ work as S _{OUT2} , S _{CLK2} , S _{IN2} and $\overline{S_{RDY2}}$ pins, respectively Also P4 ₆ , P4 ₇ are in common with PWM output pins of PWM 8 and 9
P60-P67	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is N-channel open drain. This port is in common with PWM output pins PWM0-PWM7
OSC1, OSC2	Clock input for CRT display Clock output for CRT display	Input Output	This is the I/O pins of the clock generating circuit for the CRT display function.
H _{SYNC}	H _{SYNC} input	Input	This is the horizontal synchronizing signal input for CRT display
V _{SYNC}	V _{SYNC} input	Input	This is the vertical synchronizing signal input for CRT display
R, G, B, I, OUT	CRT output	Output	This is a 5-bit output pin for CRT display The output structure is CMOS output This is in common with por $P5_{2}$ - $P5_{6}$.
D-A	DA Output	Output	This is an output pin for 14-bit PWM



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37102 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.


The MUL and DIV instructions are not provided.


The WIT instruction can be used.

The STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated to address $00FB_{16}$. Bits 0 and 1 of this register are processor mode bits. This register also has a stack page selection bit.







MEMORY

• Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers. • RAM

RAM is used for data storage as well as a stack area. • ROM

ROM is used for storing user programs as well as the interrupt vector area.

• RAM for display

RAM for display is used for specifing the character codes and colors to display.

ROM for display

ROM for display is used for storing character data.

Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map



M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER

with ON-SCREEN DISPLAY CONTROLLER

	00C0 ₁₆	Port P0
	00C1 ₁₆	Port P0 directional register
	00C2 ₁₆	Port P1
	00C3 ₁₆	Port P1 directional register
	00C4 ₁₆	Port P2
	00C5 ₁₆	Port P2 directional register
	00C6 ₁₆	Port P3
	00C7 ₁₆	Port P3 directional register
	00C8 ₁₆	Port P4
	00C9 ₁₆	Port P4 directional register
	00CA16	Port P5
	00CB16	Port P5 directional register
	00CC16	Port P6
	00CD16	Port P6 directional register
	00CE16	DA-H register
	00CF ₁₆	DA-L register
ς.	00D0 ₁₆	PWM 0 register
	00D1 ₁₆	PWM 1 register
	00D2 ₁₆	PWM 2 register
	00D3 ₁₆	PWM 3 register
	00D4 ₁₆	PWM 4 register
	00D5 ₁₆	PWM output control register 1
	00D6 ₁₆	PWM output control register 2
	00D7 ₁₆	Interrupt space distinguish register
	00D8 ₁₆	Interrupt space distinguish control register
	00D9 ₁₆	Special serial I/O register
	00DA ₁₆	Special mode register 1
	00DB ₁₆	Special mode register 2
	00DC ₁₆	Serial I/O1 mode register
	00DD ₁₆	
	00DE ₁₆	Serial I/O2 mode register
	00DF ₁₆	Serial I/O2 register

Horizontal position register
Vertical display start position register 1
Vertical display start position register 2
Vertical display start position register 3
Character size register
Border selection register
Color register 0
Color register 1
Color register 2
Color register 3
CRT control register
Display block counter
CRT port control register
Scroll control register
Scroll start register
A-D control register
Timer 1
Timer 2
Timer 3
Timer 4
Timer 12 mode register
Timer 34 mode register
PWM 5
PWM 6
PWM 7
PWM 8
PWM 9
CPU mode register
Interrupt request register 1
Interrupt request register 2
Interrupt control register 1
Interrupt control register 2

Fig. 3 SFR (Special Function Register) memory map



INTERRUPTS

Interrupts can be caused by 12 different events consisting of three external, eight internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset and BRK instruction interrupt can never be disabled. Other interrupts are disabled when the interrupt disable flag is set. All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF ₁₆ , FFFE ₁₆	Non-maskable
CRT interrupt	2	FFFD ₁₆ , FFFC ₁₆	
INT ₂ interrupt	3	FFFB ₁₆ , FFFA ₁₆	
INT ₁ interrupt	4	FFF9 ₁₆ , FFF8 ₁₆	
Serial I/O 2 interrupt	5	FFF7 ₁₆ , FFF6 ₁₆	
Timer 4 interrupt	6	FFF5 ₁₆ , FFF4 ₁₆	
1 ms interrupt	7	FFF3 ₁₆ , FFF2 ₁₆	
V _{SYNC} interrupt	8	FFF1 ₁₆ , FFF0 ₁₆	
Timer 3 interrupt	9	FFEF ₁₆ , FFEE ₁₆	
Timer 2 interrupt	10	FFED ₁₆ , FFEC ₁₆	
Timer 1 interrupt	11	FFEB ₁₆ , FFEA ₁₆	
Serial I/O 1 interrupt	12	FFE9 ₁₆ , FFE8 ₁₆	
BRK instruction interrupt	13	FFDF ₁₆ , FFDE ₁₆	Non-maskable software interrupt



M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER





Fig. 4





MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

TIMER

The M37102M8-XXXSP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 7.

The count source for timer 1 through 4 can be selected by using bit 0, 1, 4 of timer 12 mode register and timer 34 mode register (address $00F4_{16}$, $00F5_{16}$), as shown in Figure 6.

All of the timers are down count timers and have 8-bit latches. When a timer reaches "FF₁₆" and the next count pulse is input to a timer, a value which is subtracted 1 from the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch. The timer interrupt request bit is set at the next count pulse after the timer reaches "FF₁₆".

The starting and stopping of the timer is controlled by bit 2, 3 of timer 12 mode register and timer 34 mode register.

At a reset or stop mode, FF₁₆ is automatically set in timer 3 and 07₁₆ in timer 4 and timer 4, timer 3 and the clock $(f(X_{IN})$ divided by 16) are connected in series.

When restarting oscillation or canceling a reset, the internal clock is not supplied to the CPU until timer 4 overflows.





Fig. 6 Structure of timer 12 mode register and timer 34 mode register



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER





SERIAL I/O


M37102M8-XXXSP has two serial I/O (serial I/O 1, serial . I/O 2). Serial I/O 1 has the same function as serial I/O 2. A block diagram of the serial I/O is shown in Figure 8.

In the serial I/O mode the receive ready signal (S_{RDYi}) , synchronous input/output clock (S_{CLKi}) , and the serial I/O pins (S_{OUTi}, S_{INi}) are used as port P4. The serial I/O_i mode registers (address 00DC₁₆, 00DE₁₆) are 8-bit registers. Bits 0, 1 and 2 of these registers are used to select a synchronous clock source.

Bit 3 and 4 decide whether parts of P4 will be used as a serial I/O or not.

To use $P4_2$ or $P4_6$ as a serial input, set the directional register bit which corresponds to $P4_2$ or $P4_6$ to "0". For more information on the directional register, refer to the I/O pin section.

Also to use internal clock of serial I/O 2, bit 1 of special mode register 1 (address $00DA_{16}$) needs to be set to "1". The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.





Internal clock—The $\overline{S_{RDYi}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O_i register (address $00DD_{16}$, $00DF_{16}$). After the falling edge of the write signal, the $\overline{S_{RDYi}}$ signal becomes low signaling that the M37102M8-XXXSP is ready to receive the external serial data. The $\overline{S_{RDYi}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O_i counter is set to 7 when data is stored in the serial I/O_i register. At each falling edge of the transfer clock, serial data is output to S_{OUTi} . During the rising edge of this clock, data can be input from S_{INi} and the data in the serial I/O_i register will be shifted 1 bit.

Transfer direction can be selected by bit 5 of serial I/O_i mode register. After the transfer clock has counted 8 times, the serial I/O_i register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External clock- If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 500kHz at a duty cycle of 50%. The timing diagram is shown in Figure 9. When using an external clock for transfer, the external clock must be held at "H" level when the serial I/O_i counter is initialized. When switching between the internal clock and external clock, the switching must not be performed during transfer. Also, the serial I/O counter must be initialized after switching.

An example of communication between two M37102M8-XXXSPs is shown in Figure 10.




Fig. 9 Serial I/O timing




Fig. 10 Example of serial I/O connection



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER




Fig. 11 Structure of serial I/O_i mode register



SPECIAL MODE (I²C BUS MODE*)

M37102M8-XXXSP has a special serial I/O circuit that can be reception or transmission of serial data in conformity with I²C (Inter IC) bus format.

I²C bus is a two line directional serial bus developed by Philips to transfer and control data among internal ICS of a machinery.

M37102M8-XXXSP's special serial I/O is not included the clock synchronisation function and the arbitration detectable function at multimaster.

Operations of master transmission and master reception with special serial I/O are explained in the following:

(1) Master transmission

To generate an interrupt at the end of transmission, set bit 7 of special mode register 2 (address 00DB₁₆) to "1" so as to special mode serial I/O interrupt is selected. Then set bit 3 of interrupt control register 2 (address 00FF₁₆) to "1" so as to special mode serial I/O interrupt is enabled. Clear the interrupt disable flag I to "0" by using the CLI instruction.

The output signals of master transmission SDA and SCL are output from ports $P4_4$ and $P4_5$. Set all bits (bits 4 and 5) corresponding to P44 and P45 of the port P4 register (address 00C816) and the port P4 direction register (address 00C9₁₆) to "1".

Set the transmission clock. The transmission clock uses the overflow signal of timer 4. Set appropriate value in timer 4. (For instance, if $f(X_{IN})/16$ is selected as the clock source of timer 4 and 4 is set in timer 4 when $f(X_{IN})$ is 4MHz, the master transmission clock frequency is 25kHz.)

Set contents of the special mode register 2 (address 00DB₁₆). (Usually, "83₁₆".)

Set the bit 3 of serial I/O2 mode register (address 00DE₁₆). After that set the special mode register 1 (address 00DA₁₆). Figure 15 shows the structure of special mode registers 1 and 2.

Initial setting is completed by the above procedure.

Write data to be transmitted in the special serial I/O regis-

ter (address $00D9_{16}$). Immediately after this, clear bits 0 and 1 of special mode regiser 2 (to "0") to make both SDA and SCL output to "L". This is for arbitration. The start signal has been completed.

The hardware automatically sends out data of 9-clock cycle. The 9th clock is for ACK reception and the output level becomes "H" at this clock. If other master outputs the start signal to transmit data simultaneously with this 9th clock, it is not detected as an arbitration-lost.

When the ACK bit has been transmitted, bit 3 of the interrupt request register 2 is set to "1" (issue of interrupt request), notifying the end of data transmission.

To transmit data successively, write data to be sent to the special serial I/O register, and set the interrupt enabled state again. By repeating this procedure, unlimited number of bytes can be transmitted.

To terminate data transfer, clear bits 0 and 1 of the special mode register to "0", set bit 1 clock SCL to "1", then set bit 1 data SDA to "1". This procedure transmits the stop signal. Figure 13 shows master transmission timing explained above.

(2) Master reception

Master reception is carried out in the interrupt routine after data is transferred by master transmission. For master transmission and interrupt thereafter, see the preceding section (1) Master transmission.

In the interrupt routine, set master reception ACK provided (26_{16}) in the special mode register 1 (address $00DA_{16}$), and write "FF₁₆" in the special serial I/O register (address 00D9₁₆). This sets data line SDA to "H" and to perform 8clock master reception. Then, "L" is transmitted to data line SDA for ACK receiving. In the ACK provided mode, the above ACK is automatically sent out.

Repeat the above receiving operation for a necessary number of times. Then return to the master transmission mode and transmit the stop signal by the same procedure for the master transmission.





Fig. 12 Block diagram of special serial I/O

* : Purchase of Mitsubishi Electric Corporation's I²C components converys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.



M37102M8-XXXSP/FP M37201M6-XXXSP







PWM OUTPUT CIRCUIT

(1) Introduction

The M37102M8-XXXSP is equipped with one 14-bit PWM(DA) and ten 8-bit PWMs (PWM0-PWM9). The 14-bit resolution gives DA the minimum resolution bit width of 500ns (for X_{IN}=4MHz) and a repeat period of 8192μ s. PWM0-PWM9 have a 8-bit resolution with minimum resolution bit width of 8µs and repeat period of 2048µs.

Block diagram of the PWM is shown in Figure 16. The PWM timing generator section applies individual control signals to DA and PWM0-9 using clock input X_{IN} divided by 2 as a referece signal.

(2) Data setting

The output pins PWM0-7 are in common with port P6 and PWM8, 9 are in common with port P46, P47.

For PWM output, each PWM output selection bit (bit 1 to 7 of PWM output control register 1, bit 0, 1 of PWM output control register 2, bit 3, 4 of special mode register 1 and bit 4 of serial I/O 2 mode register) should be set. When DA is used for output, first set the higher 8bit of the DA-H register (address 00CE₁₆), then the lower 6-bit of the DA-L register (address 00CF₁₆).

When one of the PWM0-9 is used for output, set the 8bit in the PWM0-9 register (address 00D016 to 00D416, 00F6₁₆ to 00FA₁₆), respectively.

- (3)Transferring data from registers to latches The data written to the PWM registers is transferred to the PWM latches at the repetition of the PWM period. The signals output to the PWM pins correspond to the contents of these latches. When data in each PWM register is read, data in these latches has already been read allowing the data output by the PWM to be confirmed. However, bit 7 of the DA-L register indicated the completion of the data transfer from the DA register to the DA latch. If bit 7 is "0", the transfer has been completed, if bit 7 is "1", the transfer has not yet begun.
- (4) Operation of the 8-bit PWMs

The timing diagram of the ten 8-bit PWMs (PWM0-9) is shown in Figure 17. One period (T) is composed of 256 (28) segments.

There are eight different pulse types configured from bits 0 to 7 representing the significance of each bit. These are output within one period in the circuit internal section. Refer to Figure 17 (a).

Eight different pulses can be output from the PWM. These can be selected by bits 0 through 7. Depending on the content of the 8-bit PWM latch, pulses from 7 to 0 is selected. The PWM output is the difference of the sum of each of these pulses. Several examples are shown in Figure 17 (b). Changes in the contents of the PWM latch allows the selection of 256 lengths of highlevel area outputs varying from 0/256 to 255/256. An length of entirely high-level output cannot be output, i.e. 256/256.

(5) 14-bit PWM operation

The output example of the 14-bit PWM is shown in Figure 18. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length D_H times τ is output every short area of t=256 τ =128µs as determined by data D_H of the higher 8 bits.

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ . As a result, the short-area period t (=128 μ s, approx. 7.8kHz) becomes an approximately repetitive period.

Output after reset (6)

> At reset the output of port P4, P6 is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

of data and high-level area increase space				
6 low-order bits of data Area longer by τ than that of other t _m (m = 0 to 63)				
Nothing				
m=32				


Table 2.	Relation between the 6 low-order bits
	of data and high-level area increase space

o low-order bits of data	Area longer by r than that of other $t_m(m = 0.10.05)$
00000 ^{LSB}	Nothing
000001	m=32
000010	m=16, 48
000100	m = 8, 24, 40, 56
001000	m= 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m = 1, 3, 5, 7,57, 59, 61, 63



M37102M8-XXXSP/FP M37201M6-XXXSP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER





M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER







M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER




Fig. 18 14-bit PWM output example $(f(X_{IN}) = 4MHz)$



M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER




Fig. 19 Structure of PWM output control register 1 and 2



A-D CONVERTER

Block diagram of A-D converter is shown in Figure 21. A-D converter consists of 4-bit D-A converter and comparator. The A-D control register can generate 1/16 $V_{\rm CC}$ -step internal analog voltage based on the settings of bits 0 to 3.

Table 3 gives the relation between the descriptions of A-D control register bits 0 to 3 and the generated internal analog voltage. The comparison result of the analog input voltage and the internal analog voltage is stored in the A-D control register, bit 4.

The data is compared by setting the directional register corresponding to port $P3_5$, $P3_6$ to "0" (port $P3_5$, $P3_6$ enters the input mode), to allow port $P3_5/A$ -D1, $P3_6/A$ -D2 to be used as the analog input pin. The digital value corresponding to the internal analog voltage to be compared is then written in the A-D control register, bit 0 to 3 and an analog input pin is selected. After 16 machine cycle, the voltage comparison starts.




Fig. 20 Structure of A-D control register

Table 3.	Relationship between the contents of A-D					
	control register and internal analog voltage					

A-D control register				
Bit 3	Bit 2	Bit 1	Bit 0	Internal analog voltage
0	0	0	0	1/32 V _{CC}
0	0	, 0	1	3/32 V _{CC}
0	0	1	0	5/32 V _{CC}
0	0	1	1	7/32 V _{cc}
0	1	0	0	9/32 V _{CC}
0	1	0	1	11/32 V _{CC}
0	1	1	0	13/32 V _{CC}
0	1	1	1	15/32 V _{CC}
. 1	0	0	0	17/32 V _{CC}
1	0	0	1	19/32 V _{CC}
1	0	1	0	21/32 V _{cc}
1	0	1	1	23/32 V _{CC}
1	1	0	0	25/32 V _{CC}
1	1	0	1	27/32 V _{cc}
1	1	1	0	29/32 V _{CC}
1	1	1	1	31/32 V _{CC}




Fig. 21 Block diagram of A-D converter



CRT DISPLAY FUNCTIONS

(1) Outline of CRT Display Functions

Table 4 outlines the CRT display functions of the M37102M8-XXXSP. The M37102M8-XXXSP incorporates a 24 columns X 3 lines CRT display control circuit. CRT display is controlled by the CRT display control register.

Up to 126 kinds of characters can be displayed, and colors can be specified for each character. Four colors can be displayed on one screen. A combination of up to 15 colors can be obtained by using each output signal (R, G, B, and I).

Characters are displayed in a 12×16 dot configuration to obtain smooth character patterns. (See Figure 22)

The following shows the procedure how to display characters on the CRT screen

Table 4.	Outline	of CRT	display	functions
10010 1.	ounno	01 0111	anopiay	10110110110

	Parameter	Functions
Numt	per of display	24 characters×3 lines
chara	cter	
Chara	acter	12×16 dots (See Figure 22)
config	guration	
Kinds	of character	126
Chara	acter size	4 size selectable
Color	Kinds of color	15 (max.)
Color	Coloring unit	a character
Displ	ay expansion	Possible (multiple lines)





Fig. 22 CRT display character configuration

- 1Set the character to be displayed in display RAM.
- 2 Set the display color by using the color register.
- 3 Specify the color register in which the display color is set by using the display RAM.
- **(4)** Specify the vertical position and character size by using the vertical position register and the character size register.
- Specify the horizontal position by using the horizontal (5) position register.
- 6 Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the CRT starts operation according to the input of the V_{SYNC} signal.

The CRT display circuit has an extended display mode. This mode allows multiple lines (more than 4 lines) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.


Figure 24 shows a block diagram of the CRT display control circuit. Figure 23 shows the structure of the CRT display control register.





M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER





(2) Display Position

The display positions of characters are specified in units called a "block." There are three blocks, block 1 to block 3. Up to 24 characters can be displayed in one block. (See (4) Display Memory.)

The display position of each block in both horizontal and vertical directions can be set by software.

The horizontal direction is common to all blocks, and is selected from 64-step display positions in units of 4Tc (Tc =oscillation cycle for display).

The display position in the vertical direction is selected from 128-step display positions for each block in units of four scanning lines.

If the display start position of a block overlaps with some other block ((b) in Figure 27), a block of the smaller block No. (1 to 3) is displayed.

If when one block is displaying, some other block is displayed at the same display position ((c) in Figure 27), the former block is overridden and the latter is displayed.

The vertical position can be specified from 128-step positions (four scanning lines per step) for each block by setting values 00_{16} to $7F_{16}$ to bits 0 to 6 in the vertical position register (addresses $00E1_{16}$ to $00E3_{15}$). Figure 25 shows the structure of the vertical position register.




Fig. 25 Structure of vertical position registers

The horizontal direction is common to all blocks, and can be specified from 64 -step display positions (4Tc per step (Tc=oscillation cycle for display) by setting values 00_{16} to 3F₁₆ to bits 0 to 5 in the horizontal position register (address $00E0_{16}$). Figure 26 shows the structure of the horizontal position register.





Fig. 26 Structure of horizontal position register



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER






MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

(3) Character Size

The size of characters to be displayed can be selected from four sizes for each block. Use the character size register (address $00E4_{16}$) to set a character size. The character size in block 1 can be specified by using bits 0 and 1 in the character size register; the character size in block 2 can be specified by using bits 2 and 3; the character size in block 3 can be specified by using bits 4 and 5. Figure 28 shows the structure of the character size register.

The character size can be selected from four sizes: small size, medium size, large size, and extra large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the cycle of display oscillation (=Tc) in the width (horizontal) direction.

The small size consists of (one scanning line) \times (1 Tc); the medium size consists of (two scanning lines) \times (2 Tc); the large size consists of (three scanning lines) \times (3 Tc); and the extra large size consists of (four scanning lines) \times (4 Tc). Table 5 shows the relationship between the set values in the character size register and the character sizes.



١.

Fig. 28 Structure of character size register

Table 5. The relationship between the set values of the character size register

Set values of the c	haracter size register	Character	Width (horizontal)	Height (vertical)
CS _{n1}	CS _{n0}	size	direction	direction
0	0	Small	1 T _c	1
0	1	Medium	2 T _C	2
1	0	Large	3 T _C	3
1	1	Extra large	4 T _C	4

Note : The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal start position is common to all blocks even when the character size varies with each block. (See Figure 29)



(4) Display Memory

There are two types of display memory: ROM of CRT display $(3000_{16} \text{ to } 3FFF_{16})$ used to store character dot data (masked) and display RAM $(2000_{16} \text{ to } 20D7_{16})$ used to specify the colors of characters to be displayed. The following describes each type of display memory.

① ROM for CRT display (3000₁₆ to 3FFF₁₆)

The CRT display ROM contains dot pattern data for characters to be displayed. For characters stored in this ROM to be actually displayed, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the CRT display ROM) into the CRT display RAM.




Fig. 29 Display start position of each character size (horizontal direction)

The CRT display ROM has a capacity of 4K bytes. Because 32 bytes are required for one character data, the ROM can contain up to 128 kinds of characters. Actually, however, because two characters are required for test pattern use, the ROM can contain up to 126 kinds of characters for display use.

The CRT display ROM space is broadly divided into two areas. The [vertical 16 dots] \times [horizontal (left side) 8 dots] data of display characters are stored in addresses 3000₁₆ to 37FF₁₆; the [vertical 16 dots] \times [horizontal (right side) 4 dots] data of display characters are stored in addresses 3800₁₆ to 3FFF₁₆. (See Figure 30) Note however that the four upper bits in the data to be written to addresses 3800₁₆ to 3FFF₁₆ must be set to "1" (by writing data F0₁₆ to FF₁₆).

Table (6. C	haracte	r code	list
I GOIO	U. U.	14140101		

Character code	Contained up addre	ess of character data
Cilaracter code	Left 8 dots lines	Right 4 dots lines
	3000 ₁₆	3800 ₁₆
00 ₁₆	to	to
	300F ₁₆	380F ₁₆
	3010 ₁₆	3810 ₁₆
01 ₁₆	to 301F ₁₆	to 381F ₁₆
0216	3020 ₁₆ to	3820 ₁₆ to
0216	302F ₁₆	382F ₁₆
	303016	383016
03 ₁₆	to	to
	303F ₁₆	383F ₁₆
:	:	:
	310016	390016
10 ₁₆	to	to
and and the second second second second second second	310F ₁₆	390F ₁₆
	3110 ₁₆	3910 ₁₆
11 ₁₆	to	to
	311F ₁₆	391F ₁₆
:	:	
	34F0 ₁₆	3CF016
4F ₁₆	to 34FF ₁₆	to 3CFF ₁₆
50 ₁₆	3500 ₁₆ to	3D00 ₁₆ to
0016	350F ₁₆	3D0F ₁₆
:	:	:
-	37D0 ₁₆	3FD0 ₁₆
7D ₁₆	to	to
10	37DF ₁₆	3FDF ₁₆
,	37E0 ₁₆	3FE016
7E ₁₆ *	to	to
	37EF ₁₆	3FEF ₁₆
- *	37F0 ₁₆	3FF016
7F ₁₆ *	to	to
	37FF ₁₆	3FFF ₁₆

* For test pattern



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

The character code used to specify a character to be displayed is determined based on the address in the CRT display ROM in which that character is stored.

Assume that data for one character is stored at $3XX0_{16}$ to $3XXF_{16}$ (XX denotes 00_{16} to $7F_{16}$) and $3YY0_{16}$ to $3YYF_{16}$ (YY denotes 80_{16} to FF_{16}), then the character code for it is "XX₁₆".

In other words, character code for any given character is configured with two middle digits of the four-digit (hexnotated) address (3000_{16} to $37FF_{16}$) where data for that character is stored.

Table 6 lists the character codes.




Fig. 30 Display character stored area



② CRT display RAM (2000₁₆ to 20D7₁₆)

The CRT display RAM is allocated at addresses 2000_{16} to $20D7_{16}$, and is divided into a display character code specifying part and display color specifying part for each block. Table 7 shows the contents of the CRT display RAM.

When a character is to be displayed at the first character (leftmost) position in block 1, for example, it is necessary to write the character code to the seven low-order bits (bits 0 to 6) in address 2000_{16} and the color register No. to the two low-order bits (bits 0 and 1) in address 2080_{16} . The color register No. to be written here is one of the four color registers in which the color to be displayed is set in advance. For details on color registers, refer to (5) Color Registers.

The structure of the CRT display RAM is shown in Figure 30. Write the character patterns at Table 8 and 9, when M37102M8-XXXSP is mask-ordered.

Block	Display position (from left)	Character code specification	Color specification
	1st column	2000 ₁₆	2080 ₁₆
	2nd column	2001 ₁₆	2081 ₁₆
	3rd column	2002 ₁₆	2082 ₁₆
Block 1	:	:	:
	22th column	2015 ₁₆	2095 ₁₆
×	23th column	2016 ₁₆	2096 ₁₆
	24th column	2017 ₁₆	2097 ₁₆
		2018 ₁₆	2098 ₁₆
	Not used	to	to
		201F ₁₆	209F ₁₆
	1st column	2020 ₁₆	20A0 ₁₆
	2nd column	2021 ₁₆	20A1 ₁₆
	3rd column	2022 ₁₆	20A2 ₁₆
Block 2	:	:	:
	22th column	2035 ₁₆	20B5 ₁₆
	23th column	2036 ₁₆	20B6 ₁₆
	24th column	2037 ₁₆	20B7 ₁₆
		2038 ₁₆	20B8 ₁₆
	Not used	to	to
		203F ₁₆	20BF ₁₆
	1st column	2040 ₁₆	20C0 ₁₆
	2nd column	2041 ₁₆	20C1 ₁₆
	3rd column	2042 ₁₆	20C2 ₁₆
Block 3	:	:	. :
	22th column	2055 ₁₆	20D5 ₁₆
	23th column	2056 ₁₆	20D6 ₁₆
	24th column	2057 ₁₆	20D7 ₁₆
		2058 ₁₆	
	Not used	to	
	х	207F ₁₆	

Table 7. The contents of the CRT display RAM



M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 31 Structure of the CRT display RAM



Table 8. Test character patterns 1

	-		
Address	Data	Address	Data
37E0 ₁₆	40 ₁₆	3FE0 ₁₆	F0 ₁₆
37E1 ₁₆	0416	3FE1 ₁₆	F0 ₁₆
37E2 ₁₆	0016	3FE2 ₁₆	F4 ₁₆
37E3 ₁₆	20 ₁₆	3FE316	F0 ₁₆
37E4 ₁₆	02 ₁₆	3FE4 ₁₆	F0 ₁₆
37E5 ₁₆	00 ₁₆	3FE516	F2 ₁₆
37E6 ₁₆	10 ₁₆	3FE6 ₁₆	F0 ₁₆
37E7 ₁₆	01 ₁₆	3FE7 ₁₆	F0 ₁₆
37E8 ₁₆	80 ₁₆	3FE8 ₁₆	F0 ₁₆
37E9 ₁₆	08 ₁₆	3FE9 ₁₆	F0 ₁₆
37EA ₁₆	0016	3FEA ₁₆	F8 ₁₆
37EB ₁₆	40 ₁₆	3FEB ₁₆	F0 ₁₆
37EC ₁₆	04 ₁₆	3FEC ₁₆	F0 ₁₆
37ED ₁₆	0016	3FED ₁₆	F4 ₁₆
37EE ₁₆	20 ₁₆	3FEE ₁₆	F0 ₁₆
37EF ₁₆	0216	3FEF ₁₆	F0 ₁₆

Table 9. Test character patterns 2

Address	Data	Address	Data
37F0 ₁₆	00 ₁₆	3FF0 ₁₆	F0 ₁₆
37F1 ₁₆	00 ₁₆	3FF1 ₁₆	F0 ₁₆
37F2 ₁₆	0016	3FF2 ₁₆	F0 ₁₆
37F3 ₁₆	00 ₁₆	3FF3 ₁₆	F0 ₁₆
37F4 ₁₆	0016	3FF4 ₁₆	F0 ₁₆
37F5 ₁₆	0016	3FF5 ₁₆	F0 ₁₆
37F6 ₁₆	00 ₁₆	3FF6 ₁₆	F0 ₁₆
37F7 ₁₆	00 ₁₆	3FF7 ₁₆	F0 ₁₆
37F8 ₁₆	00 ₁₆	3FF8 ₁₆	F0 ₁₆
37F9 ₁₆	00 ₁₆	3FF9 ₁₆	F0 ₁₆
37FA ₁₆	00 ₁₆	3FFA ₁₆	F0 ₁₆
37FB ₁₆	0016	3FFB ₁₆	F0 ₁₆
37FC ₁₆	00 ₁₆	3FFC ₁₆	F0 ₁₆
37FD ₁₆	0016	3FFD ₁₆	F0 ₁₆
37FE ₁₆	00 ₁₆	3FFE ₁₆	F0 ₁₆
37FF ₁₆	· 00 ₁₆	3FFF ₁₆	F0 ₁₆

(5) Color Registers

The color of a displayed character can be specified by setting the color to one of the four color registers (CO0 to CO3: addresses $00E6_{16}$ to $00E9_{16}$) and then specifying that color register with the CRT display RAM.

There are four color outputs: R, G, B, and I. By using a combination of these outputs, it is possible to set 2^4 -1 (when no output) = 15 colors. However, because only four color registers are available, up to four colors can be displayed at one time.

R, G, B, and I outputs are set by using bits 0 to 3 in the color register. Bit 4 in the color register is used to set a character or blank output; bit 5 is used to specify whether a character output or blank output. Figure 32 shows the structure of the color register.




Fig. 32 Structure of color registers



(6) Half Character Width Color Select Mode

By setting "1" to bit 4 in the CRT control register (address $00EA_{16}$) it is possible to specify colors in units of a half character size (vertical 16 dots×horizontal 6 dots) for characters in block 1 only.

In the half character width color select mode, colors of display characters in block 1 are specified as follows:

- ①The left half of the character is set to the color of the color or register that is specified by bits 0 and 1 at the color register specifying addresses in the CRT display RAM (addresses 2080₁₆ to 2097₁₆).
- ② The right half of the character is set to the color of the color register that is specified by bits 2 and 3 at the color register specifying address in the CRT display RAM (addresses 2080₁₆ to 2097₁₆).

specified b	e color register / bit 0 and bit 1 ess 2080 ₁₆		color register bit 0 and bit 1 ss 2081 ₁₆	Block
 Display in the normal mode Color of the color register 	Color of the color register	, Color of the color register	Color of the color register	T

Fig. 33 Difference between normal color select mode and half character width color select mode



(7) Multiline Display

The M37102M8-XXXSP can normally display three lines on the CRT screen by displaying three blocks at different vertical positions.

In addition, it allows up to 16 lines to be displayed by using a CRT interrupt and display block counter.

The CRT interrupt works in such a way that when display of one block is terminated, an interrupt request is generated. In other words, character display for a certain block is initiated when the scanning line reaches the display position for that block (specified with vertical and horizontal position registers) and when the range of that block is exceeded, an interrupt is applied.

The display block counter is used to count the number of blocks that have just been displayed. Each time the display of one block is terminated, the contents of the counter are incremented by one.

For multiline display, it is necessary to enable the CRT interrupt (by clearing the interrupt disable flag to "0" and setting the CRT interrupt enable bit (bit 4 at address $00FE_{16}$) to "1"), then execute the following processing in the CRT interrupt handling routine.

①Read the value of the display block counter.

- O The block for which display is terminated (i.e., the cause of CRT interrupt generation) can be determined by the value read in O.
- ③ Replace the display character data and display position of that block with the character data (contents of CRT display RAM) and vertical display position (contents of vertical position register) to be displayed next.

Figure 34 shows the structure of the display block counter.




Fig. 34 Structure of display block counter




Fig. 35 Timing of CRT interrupt and count value of display block counter



(8) Scanning Line Double Count Mode

One dot in a displayed character is normally shown by one scanning line. In the scanning line double count mode, one dot can be shown by two scanning lines. As a result, the displayed dot is extended two times the normal size in the vertical direction only. (That is to say, the height of a character is extended twofold.)

In addition, because the scanning line count is doubled, the display start position of a character is also extended two-fold in the vertical direction. In other words, whereas the contents set in the vertical position register in the normal mode are 128 steps from 00_{16} to $7F_{16}$, or four scanning lines per step, the number of steps in the scanning line double count mode is 64 from 00_{16} to $3F_{16}$, or eight scanning lines per step.

If the contents of the vertical position register for a block are set in the address range of 40_{16} to $7F_{16}$ in the scanning line double count mode, that block cannot be displayed (not output to the CRT screen).

In the scanning line double count mode can be specified by setting bit 6 in the CRT control register (address $00EA_{16}$) to "1".

Because this function works in units of screen, even when the mode is changed the mode about the scanning line count during display of one screen, the double count mode only becomes valid from the time the next screen is displayed.




Fig. 36 Display in the normal mode and in the scanning line double count mode




(9) Character Border Function

An border of a one clock (one dot) equivalent size can be added to a character to be displayed in both horizontal and vertical directions.

The border is output from the OUT pin. In this case, bits 4 and 5 in the color register (contents output from the OUT pin) are nullified, and the border is output from the OUT pin instead. Border can be specified in units of block by using the border select register (address $00E5_{16}$). Table 10 shows the relationship between the values set in the border select register and the character border function. Figure 38 shows the structure of the border select register.

Table 10. The relationship between the value set in the border selection register and the character border function

Border sele	ction register	Functions	Furning of autout		
MDn1	MDn0	Functions	Example of output		
х			R, G, B, I output		
^	0	Normal	OUT output		
0	1	Dender including character	R, G, B, I output		
0	1 Border including character			OUT output	
1			-		R, G, B, I output
1		Border not including character	OUT output		






Fig. 38 Structure of border selection register

Fig. 37 Example of border




(10) CRT Output Pin Control

CRT output pins R, G, B, I, and OUT are respectively shared with port $P5_2$, $P5_3$, $P5_4$, $P5_5$, and $P5_6$. When the corresponding bits in the port P5 direction register are cleared to "0", the pins are set for CRT output; when the bits are set to "1", the pins function as port P5 (general- purpose output pins).

The polarities of CRT outputs (R, G, B, I, and OUT, as well as H_{SYNC} and V_{SYNC}) can be specified by using the CRT port control register (address $00EC_{16}$).

Use bits 0 to 4 in the CRT port control register to set the output polarities of H_{SYNC} , V_{SYNC} , R/G/B, I, and OUT. When these bits are cleared to "0", a positive polarity is selected; when the bits are set to "1", a negative polarity is selected. Bits 5 to 7 in the CRT port control register are used to specify pin by pin whether normal video signals or R-MUTE, G-MUTE, and B-MUTE signals are output from each pin (R, G, B). When set for R-MUTE, G-MUTE, and B-MUTE outputs, the whole background colors of the screen become red, green, and blue.

Figure 39 shows the structure of the CRT port control register.



(11) Scroll Function

① Scroll mode

The M37102M8-XXXSP allows the display area to be gradually expanded or shrunk in the vertically direction in units of 1H (H: H_{SYNC} signal). There are three modes for this scroll method. Each mode has Down and UP modes, providing a total of six modes.

Table 11 shows the contents of each scroll mode.

② Scroll speed

The scroll speed is determined by the vertical synchronization (V_{SYNC}) signal. For the NTSC interlace method, assuming that

V=16.7ms 262.5 H_{SYNC} signals per screen

we obtain the scroll speed as shown in Table 12.

Scroll resolution varies with each scroll mode. In mode 1 and mode 2, one of three resolutions (1H, 2H, 4H) can be selected. In mode 3, scroll is done in units of 4H alone.




Fig. 40 Structure of scroll mode register

Fig. 39 Structure of CRT port control register



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP

1

M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

				Scroll mode register		
Mode			Scroll operation	Bit 2 Bit 1 I		Bit 0
1	D _{OWN}	Appear from upper side	ABCDEF GHIJKL ^{Down Up}	0	0	1
	UP	Erase from lower side	M N O P Q R S T U V W X	1	0	1
2	D _{own}	Erase from upper side	ABCDEF GHIJKL	0	1	0
2	UP	Appear from lower side	M N O P Q R S T U V W X ∝	1	1	0
3	D _{OWN}	Erase from both upper and lower side	ABCDEF GHIJKL	0	1	1
	UP	Appear to both upper and lower side	M N O P Q R S T U V W X	1 1	1	

Table 11.	Scroll operation	in each mode and the	values of scroll mode register

Table 12. Scroll speed

Scroll resolution	Scroll speed (in all picture)
1 H unit	16.7 (ms) $\times 262.5 \div 1 \rightleftharpoons 4$ (s)
2 H unit	16.7 (ms) $\times 262.5 \div 2 \rightleftharpoons 2$ (s)
4 H unit	16.7 (ms) $\times 262.5 \div 4 \rightleftharpoons 1$ (s)

Table 13. Scroll mode and scroll resolution

Mode	Scroll resolution	Scroll speed
N	1 H Unit	about 4 second
Mode 1	2 H Unit	about 2 second
Mode 2	4 H Unit	about 1 second
Mode 3	4 H Unit	about 1 second



.

INTERRUPT INTERVAL DETERMINATION FUNCTION

The M37102M8-XXXSP incorporates an interrupt interval determination circuit. This interrupt interval determination circuit has an 8-bit binary counter as shown in Figure 41. Using this counter, it determines a duration of time from the rising transition (falling transition) of an input signal pulse on the INT_1 or INT_2 to the rising transition (falling transition) of the signal pulse that is input next.

The following describes how the interrupt interval is determined.

- 1. The interrupt input to be determined (INT₁ input or INT₂ input) is selected by using bit 2 in the interrupt interval determination control register (address 00D8₁₆). When this bit is cleared to "0", the INT₁ input is selected; when the bit is set to "1", the INT₂ input is selected.
- 2. When the INT₁ input is to be determined, the polarity is selected by using bit 3 in the interrupt interval determination control register; when the INT₂ input is to be determined, the polarity is selected by using bit 4 in the interrupt interval determination control register. When the relevant bit is cleared to "0", determination is made of the interval of a positive polarity (rising

transition); when the bit is set to "1", determination is made of the interval of a negative polarity (falling transition).

- 3. The reference clock is selected by using bit 1 in the interrupt interval determination control register. When the bit is cleared to "0", a 64μ s clock is selected; when the bit is set to "1", a 32μ s clock is selected (based on an oscillation frequency of 4MHz in either case).
- 4. Simultaneously when the input pulse of the specified polarity (rising or falling transition) occurs on the INT₁ pin (or INT₂ pin), the 8-bit binary counter starts counting up with the selected reference clock (64μ s or 32 μ s).
- 5. Simultaneously with the next input pulse, the value of the 8-bit binary counter is loaded into the determination register (address $00D7_{16}$) and the counter is immediately reset (00_{16}). The reference clock is input in succession even after the counter is reset, and the counter restarts counting up from " 00_{16} "
- When count value "FE₁₆" is reached, the 8-bit binary counter stops counting. Then, simultaneously when the reference clock is input next, the counter sets value "FF₁₆" to the determination register.




Fig. 41 Block diagram of interrupt interval determination circuit



MITSUBISHI MICROCOMPUTERS

M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 42 Structure of interrupt space distinguish control register



RESET CIRCUIT

The M37102M8-XXXSP is reset according to the sequence shown in Figure 45. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the RESET pin is held at "L" level for no less than 2μ s while the power voltage is $5V \pm 10\%$


(1) Port P0 directional register	(00C1 ₁₆)··	0018
2) Port P1 directional register	(00C3 ₁₆)	0016
(3) Port P2 directional register	(00C5 ₁₆)·	0016
4) Port P3 directional register	(00C7 ₁₆)··	0000000
5) Port P4 directional register	(00C9 ₁₆)	0016
6) Port P5 directional register	(00CB ₁₆)	00000
7) Port P6 directional register	(00CD ₁₆)	0016
8) PWM output control register 1	(00D5 ₁₆)	0016
(9) PWM output control register 2	(00D6 ₁₆)	00000
10) Interrupt space distinguish register	(00D7 ₁₆)	0016
11) Interrupt space distinguish control register	(00D8 ₁₆)	0016
(12) Special mode register 1	(00DA ₁₆)	0016
(13) Special mode register 2	(00DB ₁₆).	0016
(14) Serial I/O1 mode register	(00DC ₁₆)	000000
(15) Serial I/O2 mode register	(00DE ₁₆)	000000
(16) Horizontal position register	(00E0 ₁₆)·	0 0 0 0 0 0 0
(17) Color register 0	(00E6 ₁₆)	000000
(18) Color register 1	(00E7 ₁₆)-	000000
(19) Color register 2	(00E8 ₁₆)··	000000
20) Color register 3	(00E9 ₁₆)	000000
21) CRT control register	(00EA ₁₆)	0016
22) Display block counter	(00 E B ₁₆)	0 0 0 0
23) CRT port control register	(00 E C ₁₆)	0016
24) Scroll control register	(00 E D ₁₆)·	0000000
25) A-D control register	(00EF ₁₆)…	0 0 0 0 0
26) Timer 1	(00F0 ₁₆)…	FF ₁₆
21) Timer 2	(00F1 ₁₆)	0716
28) Timer 3	(00F2 ₁₆)	FF ₁₆
29) Timer 4	(00F3 ₁₆)…	0716
30) Timer 12 mode register	(00F4 ₁₆)…	00000
31) Timer 34 mode register	(00F5 ₁₆)	0 0 0 0 0
32) CPU mode register	(00FB ₁₆)…	1 1 1 1 1 1 0 0
33) Interrupt request register 1	(00FC ₁₆)	000000
34) Interrupt request register 2	(00FD ₁₆).	00000
35) Interrupt control register 1	(00FE ₁₆).	000000
36) Interrupt control register 2	(00FF ₁₆)··	00000
37) Processor status register	(PS)	In the second second second
38) Program counter	(PC _H).	
	(PCL)··	Contents of address FFFE ₁₆

At reset, "0" is read from all bits which is not used

Fig. 43 Internal state of microcomputer at reset

and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 43.

An example of the reset circuit is shown in Figure 44. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.







MITSUBISHI MICROCOMPUTERS

M37102M8-XXXSP/FP M37201M6-XXXSP



with ON-SCREEN DISPLAY CONTROLLER




Fig. 45 Timing diagram at reset



I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 3), port P0 can be accessed at zero page memory address $00C0_{16}$. Port P0 has a directional register (address $00C1_{10}$)

Port P0 has a directional register (address $00C1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor mode bits (bit 0 and bit 1 at address $00FB_{16}$), three different modes can be selected; single-chip mode, memory expansion mode and microprocessor mode.

In these modes it functions as address (A_7-A_0) output port (excluding single-chip mode). For more details, see the processor mode information.

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address (A_{15} - A_8) output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data (D_0 - D_7) in-put/output port. Refer to the section on processor modes for details,

(4) Port P3

Port P3 is an 7-bit I/O port with function similar to port P0, but the output structure of $P3_0$, $P3_1$ is CMOS output and $P3_2$ - $P3_6$ is N-channel open drain.

 $P3_2,\ P3_3$ are in common with the external clock input pins of timer 2 and 3.

P3₄, P3₆ are in common with the external interrupt input pins INT₁, INT₂ and P3₅, P3₆ with the analog input pins of A-D converter A-D₁, A-D₂.

In the microprocessor mode or the memory expanding mode, P3₀, P3₁ works as R/\overline{W} signal output pin and SYNC signal output pin.

(5) Port P4

Port P4 is an 8-bit I/O port with function similar to port P0, but the output structure is N-channel open drain output.

All pins have program selectable dual functions. When a serial I/O 1 function is selected, $P4_0-P4_3$ work as input/output pins of serial I/O1. When a serial I/O2 function is selected, $P4_4-P4_7$ work as input/output pins of serial I/O2.

In the special serial I/O mode, P44, P45 work as SDA, SCL pins. P46, P47 are in common with PWM8 and 9 output pins.

(6) OSC1, OSC2 pins

Clock input/output pins for CRT display function

(7) H_{SYNC}, V_{SYNC} pins

 H_{SYNC} is a horizontal synchronizing signal input pin for CRT display.

 $V_{\mbox{sync}}$ is a vertical synchronizing signal input pin for CRT display.

(8) R, G, B, I, OUT pins

This is an 5-bit output pin for CRT display and in common with $P5_2-P5_6$.

(9) Port P6

Port P6 is an 8-bit I/O port with function similar to port P0, but the output structure is N-channel open drain output.

This port is in common with 8-bit PWM output pin PWM0-PWM7.

(10) D-A pin

This is a 14-bit PWM output pin.

(11) ø pin


The internal system clock (1/4 the frequency of the oscillator connected between the X_{IN} and X_{OUT} pins) is output from this pin. If an STP or WIT instruction is executed, output stops after going "H".



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER

with ON-SCREEN DISPLAY CONTROLLER





PROCESSOR MODE


By changing the contents of the processor mode bit (bit 0 and 1 at address $00FB_{16}$), three different operation modes can be selected; single-chip mode, memory expansion mode, and microprocessor mode.

In the memory expansion mode and the microprocessor mode , ports P0-P3 can be used as address, and data in-put/output pins.

Figure 48 shows the functions of ports P0-P3.

The memory map for the single-chip mode is shown in Figure 2 and for other modes, in Figure 47.

By connecting CNV_{SS} to V_{SS}, all three modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the M37102M8-XXXSP/FP into memory expansion mode. Connecting CNV_{SS} to V_{CC} automatically forces the M37201M6-





XXXSP into microprocessor mode.

The three different modes are explained as follows:

- (1) Single-chip mode (00)
 - The microcomputer will automatically be in the singlechip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0-P3 will work as original I/O ports.
- (2) Memory expansion mode [01]

The microcomputer will be placed in the memory expansion mode after connecting CNV_{SS} to V_{CC} and initiating a reset or connecting CNV_{SS} to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and its I/O port function is lost.

Port P2 becomes the data bus of D_7 - D_0 (including instruction code) and loses its I/O port function. Port P3₀ and P3₁ works as R/ \overline{W} and ϕ .

(3) Microprocessor mode [10]

When CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "10", the microcomputer will automatically default to microprocessor mode. In this mode, the internal ROM is inhibited so the external memory is required. Other functions are same as the memory expansion mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 14.

Note : Use the M37102M8-XXXSP in the microprocessor mode or the memory expansion mode only at program development. The standards is assured only in the single-chip

The standards is assured only in the single-chip mode.



MITSUBISHI MICROCOMPUTERS

M37102M8-XXXSP/FP M37201M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER

with ON-SCREEN DISPLAY CONTROLLER




Fig. 48 Processor mode and function of port P0-P3

.

Table 14. Relationship between CNV _{SS} pin input level and processor	mode
--	------

CNVSS	Mode	Explanation
V _{ss}	Single-chip mode Memory expansion mode Microprocessor mode	The single-chip mode is set by the reset All modes can be selected by changing the pro- cessor mode bit with the program
V _{cc}	Memory expansion mode Microprocessor mode	The memory expansion mode is set by the reset (M37102M8-XXXSP/FP) The microprocessor mode is set by the reset (M37201M6-XXXSP)



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 51.

When an-STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, timer 3 and timer 4 are connected automatically and FF₁₆ is set in the timer 3, 07₁₆ is set in the timer 4, and timer 3 count source is forced to $f(X_{\rm IN})$ divided by 16. This connection is cleared when an external interrupt is accepted or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the clock ϕ keeps its "H" level until timer 4 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used

When the WIT instruction is executed, the clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 49.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 50 $X_{\rm IN}$ is the input, and $X_{\rm OUT}$ is open.






Fig. 49 External ceramic resonator circuit








Fig. 51 Block diagram of clock generating circuit



PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instruction are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) An NOP instruction must be used after the execution of a PLP insturction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor ($\approx 0.1 \mu F$) directly between the V_{CC} pin and V_{SS} pin using a heavy wire.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM order confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3 sets



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 6	v
Vi	Input voltage CNV _{SS}		-0.3 to 6	v
	Input voltage P00-P07, P10-P17, P20-P27,	With respect to V _{SS}		
V,	P30-P36, P40-P47, P60-P67,	Output transistors are at "off" state	-0.3 to V _{cc} +0.3	v
	HSYNC, VSYNC, RESET			
	Output voltage P00-P07, P10-P17, P20-P27,			
Vo	P30-P36, P40-P45, R, G, B, I, OUT,		-0.3 to V _{cc} +0.3	v
	D-A, X _{OUT} , OSC2			
Vo	Output voltage P46, P47, P60-P67		-0.3 to 13	v
	Circuit current R, G, B, I, OUT, P00-P07,			
I _{он}	P10-P17, P20-P23,		0 to 1(Note 1)	mA
	P3 ₀ , P3 ₁ , D-A			
	Circuit current R, G, B, I, OUT, P00-P07,			
IOL1	P10-P17, P20-P23,		0 to 2(Note 2)	mA
	P30-P36, P40-P43, D-A	· ·		
IOL2	Circuit current P60-P67, P46, P47		0 to 1(Note 2)	mA
I _{OL3}	Circuit voltage P24-P27		0 to 10(Note 3)	mA
IOL4	Circuit current P4 ₄ , P4 ₅		0 to 3(Note 2)	mA
Pd	Power dissipation	T _a =25°C	550	mW
Topr	Operating temperature		—10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS ($v_{cc}=5v\pm10\%$, $\tau_a=-10$ to 70°C unless otherwise noted)

Symbol	Devementer	Limits			Unit	
Symbol	Parameter	Min	Тур	Max	Unit ,	
V _{cc}	Supply voltage(Note 4) During the CRT operation	4.5	5.0	5.5	v	
V _{ss}	Supply voltage	0	0	0	v	
VIH	"H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₆ , P4 ₀ -P4 ₃ , P4 ₆ ,P4 ₇ , P6 ₀ -P6 ₇ , H _{SYNC} , V _{SYNC} , RESET,	0.8V _{cc}		V _{cc}	v	
VIH	X _{IN} , OSC1	0.7V _{cc}		V _{cc}	v	
VIL	"L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ , P3 ₁ , P3 ₅ , P4 ₀ , P4 ₃ -P4 ₅ , P4 ₇	0		0.4V _{cc}	v	
VIL	"L" input voltage P3 ₂ -P3 ₄ , P3 ₆ , P4 ₁ , P4 ₂ , P4 ₆ , H _{SYNC} , V _{SYNC} , RESET, X _{IN} , OSC1	0	,	0.2V _{cc}	v	
I _{он}	"H" average output current (Note 1) R,G,B,I,OUT,P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ , P3 ₁			1	mA	
I _{OL1}	"L" average output current (Note 2) R,G,B,I,OUT,P0 ₀ -P0 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₆ , P4 ₀ -P4 ₃ , D-A		,	2	mA	
I _{OL2}	"L" average output current (Note 2) P60-P67, P46, P47			1	mA	
I _{OL3}	"L" average output current (Note 3) P2 ₄ -P2 ₇			10	mA	
I _{OL4}	"L" average output current (Note 2) P44, P45			3	mA	
f _{CPU}	Oscillating frequency (for CRT operation)(Note 5)	3.6	4.0	4.4	MHz	
f _{CRT}	Oscillating frequency (for CRT display)	6.0	7.0	8.0	MHz	
fhs	Input frequency P3 ₂ -P3 ₄ , P3 ₆ , P4 ₅			100	kHz	
fhs	Input frequency P41			1	MHz	

Note 1 : The total current that flows out of the IC should be 20mA (max)

2 : The total of $I_{OL1}\text{, }I_{OL2}$ and I_{OL4} should be 30mA (max.)

3 : The total of I_{OL} of port $P2_4\text{-}P2_7$ should be 20mA (max)

4 : Apply 0.022 μ F or greater capacitance externally between the V_{CC}-V_{SS} power supply pins so as to reduce power source noise

Also apply 0. 068 μ F or greater capacitance externally between the V_{cc}-CNV_{ss} pins

5 Use the crystal oscillator or ceramic resonator for CPU oscillation circuit



MITSUBISHI MICROCOMPUTERS M37102M8-XXXSP/FP M37201M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

Symbol	Parameter	Test conditions		Limits		
Symbol			Min.	Тур	Max.	Unit
		V_{CC} =5.5V, f(X _{IN})=4MHz CRT OFF		10	20	
I _{cc}	Supply current	V_{CC} =5.5V, f(X _{IN})=4MHz CRT ON		20	30	mA
		At stop mode			300	μA
V _{он}	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ , P3 ₁ , R, G, B, I, OUT	$V_{CC} = 4.5V$ $I_{OH} = -0.5mA$	2.4			v
Vol	"L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₆ , P4 ₀ -P4 ₃ , R, G, B, I, OUT, D-A	V _{cc} =4.5V I _{oL} =0.5mA			0.4	
	"L" output voltage P60-P67, P46, P47	$V_{CC}=4.5V$ $I_{OL}=0.5mA$			0.4	v
	"L" output voltage P2 ₄ -P27	V _{CC} =4.5V I _{OL} =10mA			3.0	-
	"L" output voltage P44, P45	$V_{CC}=4.5V$ $I_{OL}=3mA$			0.4	
	Hysteresis RESET	V _{CC} =5.0V	1.	0.5	0.7	
$V_{T+}-V_{T-}$	Hysteresis (Note 1) H _{SYNC} , V _{SYNC} , P3 ₂ -P3 ₄ , P3 ₆ , P4 ₁ , P4 ₂ , P4 ₄ -P4 ₆	V _{cc} =5.0V		0.5	1.3	v
	"H" input leak current RESET, P00-P07, P10-P17, P20-P27, P30-P36, P40-P45	$V_{cc} = 5.5V$ $V_{o} = 5.5V$			5	
I _{оzн}	"H" input leak current P6 ₀ -P6 ₇ , P4 ₆ , P4 ₇	$V_{cc}=5.5V$ $V_{o}=12V$			10	μA
l _{ozl}	"L" input leak current RESET, P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₆ , P4 ₀ -P4 ₇ , P6 ₀ -P6 ₇	$v_{cc}=5.5v$ $v_{o}=0v$			5	μA

ELECTRIC CHARACTERISTICS ($v_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=-10$ to 70°C, $f(X_{IN})=4MHz$ unless other wise noted)

Note 1. P3₂-P3₄, P3₆ have the hysteresis when these pins are used as interrupt input pins or timer input pins P4₁, P4₂, P4₄-P4₆ have the hysteresis when these pins are used as serial I/O ports.

