

# M37409PSS

PIGGYBACK for M37409M2-XXXSP

## DESCRIPTION

The M37409PSS is an EPROM mounted-type microcomputer which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputers the M37409M2-XXXSP. It is housed in a piggyback-type 52-pin shrink DIP.

There is a 28-pin socket on the package for the M5L2764K or the M5L27128K EPROM.

The M37409PSS simplifies the development of programs for the M37409M2-XXXSP, and is excellent for making prototypes.

Therefore the M37409PSS can be used for the development of programs for the M37409M2-XXXSP.


## FEATURES

- Differences with the M37409M2-XXXSP are:
  - (1) ROMless, EPROM is attached externally.
  - (2) Suitable EPROM is the M5L2764K or the M5L27128K.

## APPLICATION

- Development of programs for the following systems;
  - Office automation equipment

## PIN CONFIGURATION (TOP VIEW)



Outline 52S1M

The symbol "○" indicates sockets for EPROM

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub>		This is usually connected to V <sub>SS</sub>
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V <sub>CC</sub> conditions.) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock source should be connected the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open.
X <sub>OUT</sub>	Clock output	Output	
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional register allowing each I/O bit to be individually programmed as input or output. This port is connected to the system bus only, and can not be accessed from the local bus. At reset this port becomes input mode. The output structure is CMOS output.
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same function as port P0. This port is connected to the local bus and can be used as only input port from the system bus. The output structure is CMOS output.
TxD <sub>1</sub> ~ TxD <sub>3</sub>	UART transfer output	Output	These are UART transfer data output pins
RxD <sub>1</sub> ~ RxD <sub>3</sub>	UART receive input	Input	These are UART receive data input pins
CTS <sub>1</sub> ~ CTS <sub>3</sub>	UART transfer control input	I/O	These are UART transfer control signal input pins and can be used as I/O port which have basically same function as port P1
CLK	UART clock input	Input	This port is an external clock input pin for baud rate
A <sub>0</sub> ~A <sub>7</sub>	Address input	Input	This port is input for system address
D <sub>0</sub> ~D <sub>7</sub>	Data input/output	I/O	This port is input or output the system data
CS	Chip select	Input	System data can be read or written by inputting "L" to this port
RD	Read control input	Input	Memory or register data specified by A <sub>0</sub> ~A <sub>7</sub> is read from D <sub>0</sub> ~D <sub>7</sub> by inputting "L" to this port
WR	Write control input	Input	Data input from D <sub>0</sub> ~D <sub>7</sub> is written to memory or register specified by A <sub>0</sub> ~A <sub>7</sub> by inputting "L" to this port
(A <sub>0</sub> )~(A <sub>12</sub> )	Output port A	Output	These are for addresses to an EPROM mounted on the package.
(D <sub>0</sub> )~(D <sub>7</sub> )	Input port D	Input	These are for input data from an EPROM mounted on the package

**EXPLANATION OF FUNCTION BLOCK OPERATION**

The differences between the M37409PSS and the M37409M2-XXXSP are noted below. The following explanations apply to the M37409PSS. Specification variations for other chips are noted accordingly.

**MEMORY**

The M37409PSS is mounted an EPROM instead of an external ROM.

The address of an EPROM is  $0800_{16} \sim 1FFF_{16}$ , and this memory size is 6144 bytes. Other than these, the M37409PSS has the same function as the M37409M2-XXXSP.

**PRECATION FOR USE**

(1) In case of the M5L2764K EPROM use the following areas (refer to Figure 1).

- For use the M37409M2-XXXSP, usable ROM area is  $1000_{16} \sim 1FFF_{16}$ .

M5L2764K..... addresses  $1000_{16} \sim 1FFF_{16}$

M5L27128K..... addresses  $3000_{16} \sim 3FFF_{16}$




Fig.1 Memory map

00E0 <sub>16</sub>	Port P1	00F0 <sub>16</sub>	IPC mode register 0
00E1 <sub>16</sub>	Port P1 directional register	00F1 <sub>16</sub>	IPC mode register 1
00E2 <sub>16</sub>	Dual-port RAM direction specify register	00F2 <sub>16</sub>	IPC mode register 2
00E3 <sub>16</sub>		00F3 <sub>16</sub>	IPC mode register 3
00E4 <sub>16</sub>	UART1 receive/transfer buffer register	00F4 <sub>16</sub>	IPC error register 0
00E5 <sub>16</sub>	UART1 status register/UART1 mode register	00F5 <sub>16</sub>	IPC error register 1
00E6 <sub>16</sub>	UART1 control register	00F6 <sub>16</sub>	IPC error register 2
00E7 <sub>16</sub>	UART1 divider for baud rate generate	00F7 <sub>16</sub>	IPC error register 3
00E8 <sub>16</sub>	UART2 receive/transfer buffer register	00F8 <sub>16</sub>	
00E9 <sub>16</sub>	UART2 status register/UART2 mode register	00F9 <sub>16</sub>	IPC semaphore register
00EA <sub>16</sub>	UART2 control register	00FA <sub>16</sub>	Collision detect register
00EB <sub>16</sub>	UART2 divider for baud rate generate	00FB <sub>16</sub>	Interrupt enable register
00EC <sub>16</sub>	UART3 receive/transfer buffer register	00FC <sub>16</sub>	Interrupt request register
00ED <sub>16</sub>	UART3 status register/UART3 mode register	00FD <sub>16</sub>	Prescaler X
00EE <sub>16</sub>	UART3 control register	00FE <sub>16</sub>	Timer X
00EF <sub>16</sub>	UART3 divider for baud rate generate	00FF <sub>16</sub>	Timer control register

Fig. 2 SFR (Special Function Register) memory map

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub> Output transistors cut-off	-0.3~7	V
V <sub>I</sub>	Input voltage X <sub>IN</sub> , RESET, (D <sub>0</sub> ~D <sub>7</sub> )		-0.3~7	V
V <sub>I</sub>	Input voltage P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, D <sub>0</sub> ~D <sub>7</sub> , A <sub>0</sub> ~A <sub>7</sub> , RD, WR, CS, CLK, R <sub>X</sub> D <sub>1</sub> ~R <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>		-0.3~V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage CNV <sub>SS</sub>		-0.3~13	V
V <sub>O</sub>	Output voltage P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, X <sub>OUT</sub> , φ, D <sub>0</sub> ~D <sub>7</sub> , T <sub>X</sub> D <sub>1</sub> ~T <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub> , (A <sub>0</sub> ~A <sub>13</sub> )		-0.3~V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		-10~70	°C
T <sub>stg</sub>	Storage temperature		-40~125	°C

**RECOMMENDED OPERATING CONDITIONS** (V<sub>CC</sub>=5V±5%, T<sub>a</sub>=-10~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" input voltage X <sub>IN</sub> , RESET, CLK, P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, R <sub>X</sub> D <sub>1</sub> ~R <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	"H" input voltage A <sub>0</sub> ~A <sub>7</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, CS	2		V <sub>CC</sub> +0.3	V
V <sub>IH</sub>	"H" input voltage (D <sub>0</sub> ~D <sub>7</sub> )	0.45V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, CLK, R <sub>X</sub> D <sub>1</sub> ~R <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>	-0.3		0.2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage A <sub>0</sub> ~A <sub>7</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, CS	-0.3		0.8	V
V <sub>IL</sub>	"L" input voltage RESET	-0.3		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	-0.3		0.16V <sub>CC</sub>	V
V <sub>IL</sub>	"L" output voltage (D <sub>0</sub> ~D <sub>7</sub> )	0		0.15V <sub>CC</sub>	V
I <sub>OH</sub>	"H" output current P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, φ, T <sub>X</sub> D <sub>1</sub> ~T <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>			-10	mA
I <sub>OH</sub>	"H" output current D <sub>0</sub> ~D <sub>7</sub>			-1.0	mA
I <sub>OL</sub>	"L" output current P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, φ, T <sub>X</sub> D <sub>1</sub> ~T <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>			10	mA
I <sub>OL</sub>	"L" output current D <sub>0</sub> ~D <sub>7</sub>			-1.6	mA

Note 1 : Average output current I<sub>OL</sub>(avg) and I<sub>OH</sub>(avg) are the average value of a period of 100ms  
 2 : Total of "L" output current I<sub>OL</sub> of ports P<sub>0</sub>, P<sub>1</sub>, T<sub>X</sub>D<sub>1</sub>~T<sub>X</sub>D<sub>3</sub> and CTS<sub>1</sub>~CTS<sub>3</sub> is -50mA max  
 Total of "H" output current I<sub>OH</sub> of port P<sub>0</sub>, P<sub>1</sub>, T<sub>X</sub>D<sub>1</sub>~T<sub>X</sub>D<sub>3</sub> and CTS<sub>1</sub>~CTS<sub>3</sub> is 50mA max

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V, V<sub>SS</sub>=0V, T<sub>a</sub>=25°C, f(X<sub>IN</sub>)=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	"H" output voltage P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, φ, T <sub>X</sub> D <sub>1</sub> ~T <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>	I <sub>OH</sub> =-10mA	V <sub>CC</sub> -2			V
V <sub>OH</sub>	"H" output voltage D <sub>0</sub> ~D <sub>7</sub>	I <sub>OH</sub> =-1mA	2.4			V
V <sub>OL</sub>	"L" output voltage P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, φ, T <sub>X</sub> D <sub>1</sub> ~T <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>	I <sub>OL</sub> =10mA			2	V
V <sub>OL</sub>	"L" output voltage D <sub>0</sub> ~D <sub>7</sub>	I <sub>OL</sub> =1.6mA			0.4	V
I <sub>I</sub>	Input leak current A <sub>0</sub> ~A <sub>7</sub> , RD, WR, CS, CLK	V <sub>SS</sub> ≦V <sub>I</sub> ≦V <sub>CC</sub>	-5		5	μA
I <sub>I</sub>	Input leak current RESET, X <sub>IN</sub>	V <sub>SS</sub> ≦V <sub>I</sub> ≦7V	-5		5	μA
I <sub>OZ</sub>	Tri-state leak current P <sub>0</sub> ~P <sub>0</sub> 7, P <sub>1</sub> 0~P <sub>1</sub> 7, D <sub>0</sub> ~D <sub>7</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>	V <sub>SS</sub> +0.5≦V <sub>O</sub> ≦V <sub>CC</sub> -0.5V	-5		5	μA
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis RESET, CLK, R <sub>X</sub> D <sub>1</sub> ~R <sub>X</sub> D <sub>3</sub> , CTS <sub>1</sub> ~CTS <sub>3</sub>			0.6		V