# MITSUBISHI MICROCOMPUTERS M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### DESCRIPTION

The M37410M3HXXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


This microcomputer is also suitable for applications which require controlling LCDs.

The differences among the M37410M3HXXXFP, the M37410M4HXXXFP and the M37410M6HXXXFP are noted below. The following explanations apply to the M37410M3H XXXFP. Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M37410M3HXXXFP	6144 bytes	192 bytes
M37410M4HXXXFP	8192 bytes	256 bytes
M37410M6HXXXFP	12288 bytes	256 bytes

### **FEATURES**

- Number of basic instructions 69
  - Memory size ROM ······ 6144 bytes (M37410M3HXXXFP) 8192 bytes (M37410M4HXXXFP) 12288 bytes (M37410M6HXXXFP) RAM ····· 192 bytes (M37410M3HXXXFP) 256 bytes (M37410M4HXXXFP, M37410M6HXXXFP)
- f(X<sub>IN</sub>)=2MHz ..... 2.5~5.5V Power dissipation normal operation mode (at 8MHz frequency) low-speed operation mode (at 32kHz frequency for clock function)  $\cdots 54\mu$  W (V<sub>cc</sub>=3V, Typ.) RAM retention voltage (stop mode) Interrupt ...... 10types, 5vectors 16-bit timer ......1 (Two 8-bit timers make one set) Programmable I/O ports (Ports P0, P1, P2, P3, P5) ......40 Input port (Port P4) ·······4 Serial I/O (8-bit) .....1




LCD controller/driver (1/2, 1/3 bias, 1/2, 1/3, 1/4 duty)
 segment output 24
 common output 4

• Two clock generating circuits (One is for main clock, the other is for clock function)

#### **APPLICATION**

Audio-visual equipment, Remote control, Camera





3-102



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### FUNCTIONS OF M37410M3HXXXFP

Parameter			Functions
Number of basic instruction	ns		69
Instruction execution time			1µs (minimum instructions, at 8MHz frequency)
Clock frequency			$8MHz$ (at V <sub>CC</sub> = $5V\pm10\%$ )
	M37410M3HXXXFP	ROM	6144bytes
	WIS74TOWISHAAAT P	RAM	192bytes
	M37410M4HXXXFP	ROM	8192bytes
Memory size		RAM	256bytes
	M37410M6HXXXFP	ROM	12288bytes
	WIS74TOWIOFIXAAFF	RAM	256bytes
	RAM for display LCD		12bytes
	P0, P1, P2, P3, P5	1/0	8-bit×5
Input/Output port	P4	Input	4-bit×1 (port P4 are in common with SEG)
mpul/Output port	SEG	LCD output	24-bit×1
	СОМ	LCD output	4-bit×1
Serial I/O	χ.		8-bit×1
Timers	с		8-bit timer×4
Timers			16-bit timer×1 (combination of two 8-bit timers)
	Bias		1/2, 1/3 bias selectable
LCD controller/driver	Duty ratio		1/2, 1/3, 1/4 duty selectable
LCD controller/driver	Common output		4
	Segment output		24 (SEG <sub>12</sub> ~SEG <sub>23</sub> are in common with port P4 and analog input pins $IN_7{\sim}IN_0)$
Subroutine nesting			96 (max)
Interrupt			Three external interrupts, three timer interrupts, serial I/O interrupt,
menupt			A-D interrupt, key on wake up, one software interrupt
Clock generating circuit			Two built-in circuits (ceramic or quartz crystal oscillator)
Operating temperature ran	nge		−20~75℃
Device structure			CMOS silicon gate
Package			80-pin plastic molded QFP



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **PIN DESCRIPTION**

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm10\%$ to $V_{CC},$ and 0V to $V_{SS}$
CNVss	CNV <sub>SS</sub>		This is connect to $V_{SS}$
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 16µs (under normal V <sub>CC</sub> conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the clock source should be connected the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open
INT <sub>1</sub>	Interrupt input	Input	This is the highest order interrupt input pin
AV <sub>SS</sub>	Voltage input for A-D		This is GND input pin for the A-D converter
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converter
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode. The output structure is CMOS output
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is N-ch open drain
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0 and also works as the key on wake up function with mask option
P3₀~P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P1 When serial I/O is used, P3 <sub>7</sub> , P3 <sub>6</sub> , P3 <sub>5</sub> , and P3 <sub>4</sub> work as $\overline{S_{RDY}}$ , CLK, $S_{OUT}$ , and $S_{IN}$ pins, respectively Also P3 <sub>3</sub> , P3 <sub>2</sub> , P3 <sub>1</sub> , and P3 <sub>0</sub> work as timer 4 overflow signal divided by 2 output pin (T), INT <sub>2</sub> pin, X <sub>CIN</sub> and X <sub>COUT</sub> pins, respectively
SEG <sub>12</sub> /P4 <sub>3</sub> \$ SEG <sub>15</sub> /P4 <sub>0</sub>	Segment output /Input port P4	Output / Input	SEG <sub>12</sub> ~SEG <sub>15</sub> work as input port P4 and also used by 2-bit unit as LCD segment output
P5₀~P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P1 P5 <sub>0</sub> , P5 <sub>1</sub> , P5 <sub>2</sub> and P5 <sub>3</sub> are in common with INT <sub>3</sub> , timer3 input, timer5 input and A-D trigger input respectively $P5_4 \sim P5_7$ are also in common with PWM0~PWM3
V <sub>L1</sub> ~V <sub>L3</sub>	Voltage input for LCD	Input	These are voltage input pins for LCD. Supply voltage as $0V \le V_{L1} \le V_{L2} \le V_{L3} \le V_{CC}$ . $0 \sim V_{L3}V$ is supplied to LCD.
СОМ <sub>0</sub> ~ СОМ <sub>3</sub>	Common output	Output	These are LCD common output pins At 1/2 duty, COM <sub>2</sub> and COM <sub>3</sub> pins are not used At 1/3 duty, COM <sub>3</sub> is not used
SEG <sub>0</sub> ~ SEG <sub>11</sub>	Segment output	Output	These are LCD segment output pins
SEG <sub>16</sub> /IN <sub>7</sub> \$ SEG <sub>23</sub> /IN <sub>0</sub>	Segment output /Analog input	1/0	$SEG_{16}{\sim}SEG_{23}$ work as analog input pins $IN_7{\sim}IN_0$ $SEG_{16}{\sim}SEG_{19}$ are used by 2-bit unit and $SEG_{20}{\sim}SEG_{23}$ by 4-bit unit



.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37410 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### MEMORY

• Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers. • RAM

RAM is used for data storage as well as a stack area. • ROM

ROM is used for storing user programs as well as the interrupt vector area.


#### Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. • Zero Page

# Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

#### Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.





## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 2 SFR (Special Function Register) memory map



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### INTERRUPT

The M37410M3HXXXFP can be interrupted from ten sources; INT<sub>1</sub>, Timer 2 or Serial I/O, INT<sub>3</sub> or Key on wake up, INT<sub>2</sub> or Timer 3, Timer 6 or A-D, and BRK instruction.

"Key on wake up" can only be used at power down state by STP instruction or WIT instruction. When one of the P2 or P7 is "L", an interrupt occurs.

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, and the interrupt disable flag (1) is set, and the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When/the INT<sub>1</sub>, INT<sub>2</sub> or INT<sub>3</sub> pins go from "H" to "L" or "L" to "H"
- (2) When the levels any pin of P2 or P7 goes "L" (at power down mode)
- (3) When the contents of timer 2, timer 3, timer 6 or the counter of serial I/O goes "0"

These request bits can be clear by a program but can not be set. The interrupt enable bit can be set and clear by a program.

When the two interrupt requests, which are the same priority and are at the same sampling, the priority process is processed by interrupt request distinguish register 1 and 2. The interrupt request distinguish bit is used by software to determine priority when two interrupt causes are allocated to the same interrupt vector(that is, the two interrupts have the same priority).

Irrespective of whether the interrupt is disabled or enabled, the interrupt request distinguish bit is automatically set to "1" when conditions arise that satisfy the interrupt cause.

However, the interrupt request distinguish bit is not automatically cleared. The bit must therefore be cleared by software in the interrupt service routine (before executing an RTI instruction).

Note that when using the instruction CLB to clear this bit, the request distinguish bit of an interrupt that is generated during execution of CLB will not be set(to "1"). Use one of the following two methods to clear interrupt request distinguish bits:  Use instruction LDM to write directly to address 00EB<sub>16</sub> (interrupt request distinguish register 1) or 00F0<sub>16</sub> (interrupt request distinguish register 2).

#### LDM #\$nn, \$zz

- , Where zz is the address(00EB<sub>16</sub> or 00F0<sub>16</sub>) of the interrupt request
- ; distinguish register that includes the interrupt request distinguish
- ; bit that is to be cleared and nn sets the interrupt request disting-
- ; ush bit to be cleared to "0" and other interrupt request distinguish
- ; bits to "1".
- , Other control bits must be set according to the required control (interrupts enabled or disabled)
- [Example] Clearing the INT<sub>2</sub> interrupt request distinguish bit LDM 1X1X0X1XB, \$00EB
  - <u>t t t t</u>

Of the interrupt request distinguish bits,only the  $\rm INT_2$  interrupt request distinguish bit, which is to be cleared, should be set to "0". The values of bits marked "X" are determined by the control being effected

② Use instructions LDA, ORA, AND, and STA to write via the accumulator to address 00EB<sub>16</sub> (interrupt request distinguish register 1) or 00F0<sub>16</sub> (interrupt request distinguish register 2).

LDA \$zz
AND #\$nn
STA \$zz
, Where zz is the address(00EB <sub>16</sub> or 00F0 <sub>16</sub> ) of the interrupt request
, distinguish register that includes the interrupt request distinguish
, bit that is to be cleared and nn sets the interrupt request disting-
; uish bit to be cleared to "0" and other interrupt request distinguish
; bits to "1" Other control bits must be set according to the required
; control (interrupts enabled or disabled)
[Example] Clearing the timer 6 interrupt request distinguish bit
LDA \$00F0
ORA XX1X1X0XB
t t t
Of the interrupt request distinguish bits, only the interrupt request
distinguish bit for timer 6, which is to be cleared, shoud be set to
"0" The values of bits marked "x" are detemined by the control
being effected
$\downarrow \downarrow \downarrow$
AND XX1X1X0XB
STA \$00F0

Because an interrupt request is generated only at the time the interrupt request distinguish bit is set(to "1"), no interrupt will be generated while the interrupt request distinguish bit remains in the set state. For this reason, the interrupt request distinguish bit must be cleared by software in the interrupt service routine.



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Since the BRK instruction interrupt and the timer 6 or A-D, interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if timer 6 or A-D generated the interrupt.

#### Table 1. Interrupt vector address and priority

Event	Priority	Vector address	s Remarks
RESET	1	3FFF <sub>16</sub> , 3FFE	16 Non-maskable
INT <sub>1</sub> interrupt	2	3FFD16, 3FF0	16 External interrupt
Serial I/O or timer 2 interrupt	3	3FFB <sub>16</sub> , 3FFA	16
INT <sub>3</sub> or key on wake up interrupt	4	3FF916, 3FF8	External Interrupt
INT <sub>2</sub> or timer 3 interrupt	5	3FF716, 3FF6	External interrupt (INT <sub>2</sub> )
Timer 6 or A-D interrupt	6	0555 055	
(BRK instruction interrupt)	o	3FF5 <sub>16</sub> , 3FF4	(Non-maskable software interrupt)




Fig. 3 Interrupt control



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### TIMER

The M37410M3HXXXFP has six timers; timer 1, timer 2, timer 3, timer 4, timer 5 and timer 6.

A block diagram of timer1 through 6 is shown in Figure 4.

The count source for timer 1 through 3 can be selected by using bit 2, 3, 4 and 5 of the timer control register (address  $00FF_{16}$ ), as shown in Figure 5. All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch.

Timer 2, 3 and 6 has interrupt generating functions. The timer interrupt request bit which is in the interrupt distinguish register 1 or 2 (located at addresses  $00EB_{16}$  and  $00F0_{16}$  respectively) is set at the next count pulse after the timer reaches "0" (see interrupt section).

The starting and stopping of timer1 is controlled by bit 7 of the interrupt distinguish register 2, timer 3 by bit 6 of the interrupt distinguish register 2 and timer 4 by bit 3 of timer 4, 5 and 6 mode register ( $00F8_{16}$  address). If the corresponding bit is "0". the timer starts counting, and the corresponding bit is "1", the timer stops. The timer4 overflow signal divided by 2 can be outputed from port P3<sub>3</sub> by setting the bit 4 of the serial I/O mode register ( $00F6_{16}$  address) to "1".

Timer 5 and 6 work as timer mode, event counter mode and PWM mode by changing the contents of bit 5 and bit 6 of the timer 4, 5 and 6 mode register.

(1) Timer Mode

This mode is the 16-bit timer, and the count source is  $\phi/4$ . When the bit 6 of PWM control register (00F3<sub>16</sub> address) is "1", the timer6 overflow singnal divided by 2 is output from CNT<sub>2</sub> pin (common with P5<sub>2</sub>).

(2) Event Counter Mode

The count source is input from the  $CNT_2$  pin. The count decremented each time the input goes from "L" to "H".

(3) PWM Mode

As shown in Figure 7, the output wave is controlled by the contents of the timer latch of timer 5 and 6.

PWM output can choose among PWM0, PWM1, PWM2 and PWM3 by bit 0, bit 1, bit 2 and bit 3 of PWM control register.

When the count value of all timers, from timer 1 to timer 6, are read, be careful not to change the input source.

When the count source is inputed from the external pin, the minimum pluse width should be  $8\mu$ s.

After a STP instruction is executed, timer 2, timer 1, and the clock ( $\phi$  divided by 4) are connected in series (regardless of the status of bit 2 through 5 of the timer control register). This state is canceled if timer2 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 7 of the interrupt request distinguish register2 (timer1 count stop bit), bit 5 of the interrupt request distinguish register1, and bit 6 and bit 7 of the timer control

register must be set to "0" (prohibition). And also bit 4 of the interrupt request distinguish register1 must be set to "1". For more details on the STP instruction, refer to the oscillation circuit section.



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP




Fig. 4 Block diagram of timer 1 through 6



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP




Fig. 5 Structure of timer control register




Fig. 6 Structure of timer 4,5,6 mode register



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PWM

M37410M3HXXXFP has a pulse width modulated (PWM) output control circuit connecting with timer5 and timer6.




Figure 6 shows the structure of timer 4,5,6 mode register, Figure 7 shows the PWM rectangular wave form and Figure 8 shows the structure of PWM control register.




Fig. 8 Sturcture of PWM control register



## MITSUBISHI MICROCOMPUTERS M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP


### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### SERIAL I/O

The block diagram of serial I/O is shown in Figure 9. In the serial I/O mode the receive ready signal  $(\overline{S_{RDY}})$ , synchronous input/output clock (CLK). and the serial I/O  $(S_{OUT}, S_{IN})$  pins are used as P3<sub>7</sub>, P3<sub>6</sub>, P3<sub>5</sub>, and P3<sub>4</sub>, respectively. The serial I/O mode register (address 00F6<sub>16</sub>) is an 8-bit register. Bit 1 and 0 of this register is used to select a synchronous clock source. When these bits are [00] or [01], an external clock from P3<sub>6</sub> is selected. When these bits are [10], the overflow signal divided by two from timer-3 becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are

[11], the internal clock  $\phi$  divided by 4 becomes the clock. Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", P3<sub>6</sub> becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3<sub>6</sub>. If the external synchronous clock is selected, the clock is input to P3<sub>6</sub>. And P3<sub>5</sub> will be a serial output and P3<sub>4</sub> will be a serial input. To use P3<sub>4</sub> as a serial input, set the directional register bit which corresponds to P3<sub>4</sub>, to "0". For more information on the directional register, refer to the I/O pin section. To use the serial I/O, bit 2 needs to be set to "1", if it is "0"

 $P3_6$  will function as a normal I/O. Bit 3 determines if  $P3_7$  is





## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

used as an output pin for the receive data ready signal (bit 3="1",  $\overline{S_{RDY}}$ ) or used as a nomal I/O pin (bit 3="0").

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock — The  $\overline{S_{RDY}}$  signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the falling edge of write signal, the  $\overline{S_{RDY}}$  signal becomes low signaling that the M37410M3HXXXFP is ready to receive the external serial data. The  $\overline{S_{RDY}}$  signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3<sub>5</sub>. During the rising edge of this clock, data can be input from P3<sub>4</sub> and the data in the serial I/O register will be shifted 1 bit. Data is output starting with

the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock — If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. When the external clock is chosen, the P3<sub>6</sub> pin must be held at "H" level while the serial I/O is not used.

Timing diagrams are shown in Figure 10, and connection between two M37410M3HXXXFP's are shown in Figure 11.




Fig. 10 Serial I/O timing



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP




Fig. 11 Example of serial I/O connection




Fig. 12 Structure of serial I/O mode register



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### LCD CONTROLLER/DRIVER

The M37410M3HXXXFP has internal LCD controllers and drivers. A Block Diagram of LCD circuit is shown in Figure 15. The terminals for LCD consist of 4 common-pin and 24 segment-pin. SEG<sub>12</sub>~SEG<sub>15</sub> are in common with input P4. Also SEG<sub>16</sub>~SEG<sub>23</sub> are in common with IN<sub>0</sub>~IN<sub>7</sub>. These are selected by bit 3~7 of the LCD segment control register (00F4<sub>16</sub> address). Two biases (1/2 and1/3) can also be selected. When bit 2 of the LCD mode register is "1", 1/2 bias is selected. When bit 2 is "0", 1/3 bias is selected. 1/2,1/3, or 1/4 duty cycle can also be selected. When bits 0 and 1 of the LCD mode register (LM<sub>0</sub>, LM<sub>1</sub>) is n, the duty ratio is 1/(n+1).

Address  $00C0_{16} \sim 00CB_{16}$  is the designated RAM for the LCD display. When 1s' are written to these addresses, the corresponding segments of the LCD display panel are turned on. A map of the LCD display RAM is shown in Figure 13.

The ON/OFF function for the LCD controller is controlled by bit 3 of the LCD mode register  $(LM_3)$ . When this bit is "1" all the segments of the LCD are turned on. When this bit is "0" all the segments are turned off.

The structure of the LCD mode register is shown in Figure 14.

When a 1/2 bias is used,  $V_{L1}$  and  $V_{L2}$  should be shorted together. An example circuit for each bias is shown in Figure 16. Also Figure 17 shows an example of 1/2 bias, 1/4 duty drive waveforms and resulting voltage differential between SEG<sub>n</sub> and COM<sub>n</sub> and Figure 18 shows examples of drive waveforms for each bias and duty.

The LCDCK timing frequency (LCD driver timing) is generated internally and the frame frequency can be determined with the following equation:

 $f(LCDCK) = \frac{(frequency of timer 1 count source)}{((timer 1 setting+1) \times 4)}$ Frame frequency= $\frac{f(LCDCK)}{n}$ ; at 1/n duty




Fig. 13 Map of RAM for LCD segment





Fig. 14 Structure of LCD mode register





Fig. 15 Block diagram of LCD control circuit



M37410M3HXXXFP MITSUBISHI MICROCOMPUTERS 0 0 < 5 Ч. XF Ĩ J

SINGLE-CHIP

8-BIT


CMOS


MICROCOMPUTER

3—118

## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER








Fig. 17 Example of 1/2 bias, 1/4 duty waveforms and resulting voltage differential between SEGn and COMn.



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP




Fig. 18 Example of drive waveforms for each bias and duty



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### A-D CONVERTER

The A-D converter circuit is shown in Figure 20. The analog input ports of the A-D converter  $(1N_0 {\sim} 1N_7)$  are in common with the segment output ports.

The segment control register is located at address  $00F4_{16}$ . One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. The IN pins, not to use as analog input, uses as LCD segment output.

Bit 0, 1 and 2, and corresponding to analog input pin is shown in Figure 19. A-D conversion is accomplished by first selecting bit 0 and 1 of the A-D control register (address  $00F2_{16}$ ) for the source of  $V_{REF}$ . And also the analog input pin is chosen by the analog input select bit of the segment control register. A-D conversion starts by writing a dummy data to the A-D register (address  $00EF_{16}$ ) or changing the input level from SIG pin "H" to "L". When A-D conversion is finished, an interrupt is generated. After A-D interrupt is accepted, the result of A-D conversion can be read from the A-D register.

Note that the A-D conversion must be started to convert, after the reference voltage reaches stable level.




Fig. 19 Structure of segment control register




Fig. 20 A-D converter circuit



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction.

When the key on wake up option of port P2 is designated and key on wake up interrupt enable bit  $(IC_4)$  is set to "1", if the key on wake up option pin of port P2 has "L" level applied, key on wake up interrupt is generated and the microcomputer is returned to the normal operating state.

When the bit 4 of PWM control register (address  $00F3_{16}$ ) is set to "1", the pulse shown in Figure 21 is outputed from P5<sub>3</sub> pin.





Fig. 21 Output from the SIG pin at wake up from the stop state

As shown in Figure 22, if the key matrix of active "L" to input port P2 is constructed, the microcomputer is returned to normal operating state by the key push. Refer to the section of interrupt how to use the key on wake up function. In order to enter the power down state generated by the STP or WIT instruction at the interrupt disable flag (1) is "0" and  $IC_4$  is "1", the input designated as key on wake up by option in port P2 must be all "H".



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP





## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **RESET CIRCUIT**

The M37410M3HXXXFP is reset according to the sequence shown in Figure 25. It starts the program from the address formed by using the content of address  $3FF_{16}$  as the high order address and the content of the address  $3FFE_{16}$  as the low order address, when the RESET pin is held at "L" level for no less than 16  $\mu$ s while the power voltage is between 4 and 5.5V and the crystal oscillator oscillation is stable and

Address (1) Port P0 directional register (D0) (E116) 0016 (2) Port P1 directional register (D1) (E316) 0016 (3) Port P2 directional register (D2) (E516) 0016 Port P3 directional register (D3) (E916) (4) 0016 Port P5 directional register (D5) (ED16) (5) 0016 Interrupt request distinguish (6) (IF1) (EB<sub>16</sub>) 00<sub>16</sub> Interrupt request distinguish register 2 (7) (IF2) (F0<sub>16</sub>) 0016 (8) PWM control register (WC) (F3<sub>16</sub>) 0 0 0 0 0 0 0 0 0 0 0 0 -(9) Segment control register (SC) (F416) LCD mode register (10) (LM) (F5<sub>16</sub>) 0016 (11) Serial I/O mode register (SM) (F616) 0000000 (12) Timer 4, 5, 6 mode register (CM) (F8<sub>16</sub>) 00<sub>16</sub> (13) Interrupt control register (IM) (FE<sub>16</sub>) 0016 (TC) (FF16) (14) Timer control register 0010 (15) A-D control register (AC) (F216) 0 0 (16) Processor status registe --- 1 --Contens of addres 3FFF16 (17) Program counter (PC<sub>H</sub>) Contens of address 3FFE<sub>16</sub> (PCL) Note Since the contents of both registers other than those listed above (including timers and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values

Fig. 23 Internal state of microcomputer at reset

then returned to "H" level.

The internal initializations following reset are as shown in Figure 23 regardless of the status before reset (including stop mode or wait mode).

An example of the reset circuit is shown in Figure 24. When the power on reset is used, the  $\overrightarrow{\text{RESET}}$  pin must be input "H" after the oscillation of X<sub>IN</sub>-X<sub>OUT</sub> becomes stable.






Fig. 24 Example of reset circuit



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP







## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### I/O PORTS

#### (1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs and pull-up transistor options available. As shown in Figure 1, P0 can be accessed as memory through zero page address 00E016. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address  $00E1_{16}$ ) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port register and output. When data is read from the output port, the output pin level is not read, only the latched data of the port register is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state. This port can be built in a pull-up resistor option when it is used as a input port.

(2) Port P1

Port P1 has the same function as P0 but the output structure is N-ch open drain. This port can be built in a pull-up resistor option when it is used as a input port.

(3) Port P2

Port P2 has the same function as P0. The output structure is CMOS output. Following the execution of STP or WIT instruction, key matrix with port P2 can be used to generate the interrupt to bring the microcomputer back in its normal state. The pin to be used as the key on wake up must be with key on wake up option and its value in directional register must be "0". When P2 is used as a output port, pull-up option is inhibited.

(4) Port P3

Port P3 has the same functions P0 except that part of P3 is common with the serial I/O, output of timer4, clock oscillation of timer clock and interrupt input.

The output is N-channel open drain. This port can be built in a pull-up resistor option. When  $P3_0$  and  $P3_1$  pins are used for  $X_{CIN}$  input, pull-up is inhibited.

(5) Port P4

Port P4 is an 4-bit input port which can be used as a segment output port. At reset, this port is pull-up to  $V_{L3}$ . Just after the reset, this port becomes high-impedance state. When port P4 is used as a segment output port, the pull-up option to these pins are inhibits.

(6) Port P5

Port P5 has the same functions as P0 except that part of P5 is common with the counter input pin, SIG pin, and PWM output pin. The output is N-channel open drain output. This port can be built in a pull-up resistor option. (7) Segment output(SEG $_0$ ~SEG $_{11}$ ) These ports drive and control the LCD segments. At

reset, these output the level of  $V_{L3}$ .

(8) Analog input(IN₀~IN<sub>7</sub>) This is a port for an analog input of A-D converter. This can be used as the segment output. At reset, it is pullup to V<sub>L3</sub>. Just after the reset, this becomes highimpedance state.

- (9) Common output(COM₀~COM₃) These port provides output drive and control for the LCD common lines. At reset, this outputs the level of V<sub>L3</sub>.
- (10) Power Supply for  $LCD(V_{L1} \sim V_{L3})$

Supplies power to the LCD terminals.

- (11) INT<sub>1</sub>
  - The INT<sub>1</sub> pin is an interrupt input pin. The INT<sub>1</sub> interrupt request bit (bit 7 of address  $00FE_{16}$ ) is set to "1" when the input level of this pin changes from "H" to "L" (or "L" to "H"). This input level is read in the bit 7 of serial I/O mode register (addresss  $00F6_{16}$ ).
- (12)  $INT_2(P3_2/INT_2)$


The INT<sub>2</sub> pin is an interrupt input pin common with P3<sub>2</sub>. When P3<sub>2</sub>'s directional register is set for input ("0"), this pin can be used as an interrupt input. The INT<sub>2</sub> interrupt request bit (bit 3 of address  $00EB_{16}$ ) is automatically set to "1" when the input level of this pin changes from "H" to "L" (or from "L" to "H").

(13)  $INT_3(P5_0/INT_3)$ 

The  $INT_3$  pin is an interrupt input pin common with P5<sub>0</sub>. The other functions are the same as  $INT_2$ .




## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP






## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP









## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **CLOCK GENERATING CIRCUIT**

The M37410M3HXXXFP has two internal clock generators. Figure 31 shows a block diagram of the clock generator. Normally, the frequency applied to the clock input pin X<sub>IN</sub> divided by four is used as the internal clock (timing output)  $\phi$ . Serial I/O mode register bit 5 can be used to switch the internal clock  $\phi$  to 1/2 the frequency applied to the clock input pin X<sub>CIN</sub>. In this case, the pull-up option to these pins are inhibited.

These signals can also be changed via bit5 (LM<sub>5</sub>) and bit6 (LM<sub>6</sub>) of the LCD mode register. When LM<sub>6</sub> and LM<sub>5</sub> are [00], the internal clock is chosen X<sub>IN</sub>/16. When they are [01], the internal clock is chosen X<sub>IN</sub>/4. When they are [10] and [11], the internal clock is  $X_{CIN}/2$ . The one of clock X<sub>IN</sub> and clock X<sub>CIN</sub>, isn't in use for the internal clock (none system clock), stops when the bit6 (SM<sub>6</sub>) of serial I/ O mode register is "0". In order to restart the clock as the internal clock, SM<sub>6</sub> is set to "1" and wait until the oscillation becomes stability by the software then the internal clock is chosen LM<sub>6</sub> and LM<sub>5</sub>.

Figure 29 shows a circuit exmple using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which is unique for each oscillator. when using an external clock signal, input from the  $X_{IN}(X_{CIN})$  pin and leave the  $X_{OUT}(X_{COUT})$  pin open. A circuit example is shown in Figure 30.

The M37410M3HXXXFP has two low power consumption modes, stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both  $X_{IN}$  clock and  $X_{CIN}$  clock) stops with the internal clock  $\phi$  held at "H" level. In this case timer 1 and timer 2 are forcibly connected and  $\phi/4$  is selected as timer 1 input. When restarting oscillation, set the suitable value for timer 1 and timer 2 in order to enable the oscillator to stabilize. Before executing the STP instruction, the timer 1 count stop bit must be set to supply ("0"), timer 2 interrupt enable bit (IF1<sub>4</sub>) of interrupt request distinguish register 1 must be set to enable ("1"), timer 2 interrupt request bit (IF1<sub>5</sub>) of interrupt request distinguish register must be set to disable ("0"). And serial I/O or timer 2 interrupt enable bit  $(TM_6)$ and serial I/O or timer 2 interrupt request bit (TM7) of timer control register must be set to disable ("0").

Oscillation is restarted (reset stop mode) when INT<sub>1</sub>, INT<sub>2</sub>, or INT<sub>3</sub> interrupt is received. The interrupt enable bit of the interrupt used to reset the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock  $\phi$  is held "H" until timer 2 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be applied to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when WIT instruction is executed. The internal clock  $\phi$  stops at "H" level, but the oscillator does not stop.  $\phi$  is re-supplied (wait mode reset) when the processor is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

When the interrupt is accepted and after the interrupt subroutine is executed, the next instruction to STP or WIT is executed. It is possible to cancel stop and wait mode by reset. In this case, the execution is started from the address is set to reset vector.

Transition of states for the system clock is shown in Figure 32. The change order of the internal clock is shown in Figure 32.

When STP instruction is executed from the states of A, B, C, D and E, it will be the same state as H (stop state). If the interrupt is executed in stop state, it will return the state before STP instruction is executed.




Fig. 29 External ceramic resonator circuit





Fig. 30 External clock input circuit



1

## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




### Fig. 31 Block diagram of clock generating circuit



C

## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP





## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **PROGRAMMING NOTES**

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) The count value of timers 1, 2, 3, 4 can be read at an arbitrary timing when the timing φ divided by 4 or timer overflow is input to these timers. If X<sub>CIN</sub> or CNT<sub>1</sub> input is input to these timers, the value of timer 1, 2, 3, 4 must be read only when the input of timers is not changing or the timer count is stopped.

Also the count value of timers 5, 6 which are used in the event counter mode must be read when the external input is at the "L" level. When timers 5, 6 are used in the timer mode, the count value of these timers cannot be read.

- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those insructions are only valid for the contents before the modification. Also, at least one insturction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) ① After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
  - O In decimal mode, the negative (N), overflow (V) and zero (Z) flags are invalidated.
- (5) A NOP instruction must be used after the exection of a PLP instruction.
- (6) ① The timer 1 and timer 2 must be set the necessary value immediately before the execution of a STP instruction.
  - Also the following conditions must be satisfied:
  - Timer 1 count stop bit is set to "0"
  - Timer 2 interrupt enable bit is set to "1"
  - Timer 2 interrupt request bit is set to "0"
  - Serial I/O or timer 2 interrupt enable bit is set to "0"
  - Serial I/O or timer 2 interrupt request bit is set to "0"
    To restart oscillation when it is stopped by STP instruction or unsystem clock operation bit, wait for a specified time which is needed for the oscillator to stabilize.
- (7) Some instructions can be used to write contents of the interrupt request distinguish register 1, 2. If the SEB or CLB instruction or a set of instruction that acts as the SEB or CLB instruction (for instance, LDA TC+SEB 7, A +STA TC) is used, an interrupt request which is input during execution of these instructions may be cleared. Therefore, these instructions should be used only when there is no problem even if such an interrupt request is cleared. Usually, the LDM instruction or STA instruction is used. Especially to write contents of the interrupt request distinguish register 1, 2, use the flow chart as shown in Figure 33.




Fig. 33 Flow to write interrupt request distinguish registers

- (8) When LCD trun-on bit (bit 3 of address 00F5<sub>16</sub>) of the LCD mode register is "1", don't stop the timers or count source for timers.
- (9) After switching the serial I/O transfer clock, initialize the serial I/O counter (write to address 00F7<sub>16</sub>).
- (10) To use an external clock as the serial I/O transfer clock, initialize the serial I/O counter when the external clock is "H" level.
- (11) To use the P3<sub>0</sub> and P3<sub>1</sub> pins as the I/O pins of the clock for clock function, do not use the pull-up resistors by option.
- (12) If using A-D converter, supply power to the V<sub>REF</sub> pin (set bits 1 and 2 of address 00F2<sub>16</sub>), and make sure that the voltage of the V<sub>REF</sub> pin has stabilized before activating the A-D conversion.



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form

(3) ROM data ..... EPROM 3sets Write the following option on the mask ROM confirmation form

- Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit
- Port P5 pull-up transistor bit
- · Port P2 key on wake up



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.3~7	V
V <sub>I</sub>	Supply voltage for LCD VL1~VL3	V <sub>L1</sub> <v<sub>L2<v<sub>L3</v<sub></v<sub>	$-0.3 \sim V_{cc} + 0.3$	V
Vi	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , IN <sub>0</sub> ~IN <sub>7</sub> , V <sub>REF</sub> , X <sub>IN</sub>		$-0.3 \sim V_{\rm cc} + 0.3$	v
V <sub>1</sub>	Input voltage CNV <sub>SS</sub>		-0.3~7	v
Vi	Input voltage INT <sub>1</sub> , RESET, P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>2</sub> ~P3 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> (Note 1)		-0.3~10	v
Vo	Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , COM <sub>0</sub> ~COM <sub>3</sub> , SEG <sub>0</sub> ~SEG <sub>23</sub> , X <sub>OUT</sub>		$-0.3 \sim V_{cc} + 0.3$	v
Vo	Output voltage P10~P17, P32~P37, P50~P57		-0.3~10	v
Pd	Power dissipation	$T_a = 25^{\circ}C$	300	mW
Topr	Operating temperature		-20~75	°C
Tstg	Storage temperature		-40~125	°C

Note 1  $\therefore$  When these ports are built in a pull-up resistor option, the value is  $-0.3 \sim V_{cc} + 0.3 V$ 

### $\label{eq:recommended} \textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \ (v_{cc} = 2.5 \sim 5.5 \text{v}, \ v_{ss} = 0 \ \text{v}, \ \tau_a = -20 \sim 75 \ \text{c}, \ \text{unless otherwise noted})$

Symbol	Parameter	Conditions	Limits			11-1
Symbol	Parameter	Conditions		Тур	Max	Unit
		f(X <sub>IN</sub> )= 8 MHz High-speed mode	4.5		5.5	
$V_{cc}$	Supply voltage (Note 1)	$f(X_{IN}) = 8 MHz$ Normal mode or	0.5			v
		$f(X_{IN}) = 2 MHz$ High-speed mode (Note 2)	2.5		5.5	
V <sub>ss</sub>	Supply voltage			0		v
V.	"H" input voltage P00~P07, P30, P31, P40~P43,		0.71			
V <sub>IH</sub>	X <sub>IN</sub> , CNV <sub>SS</sub> (Note 3)		0.7V <sub>CC</sub>		V <sub>cc</sub>	v
ViH	"H" input voltage P20~P27		0.8V <sub>CC</sub>		V <sub>cc</sub>	v
VIH	"H" input voltage P10~P17, P51~P57, SIN		0.7V <sub>cc</sub>		10	v
V	"H" input voltage P32~P37, P50, INT1, INT2, INT3,		0.01		10	
VIH	CNT1, CNT2, SIG, CLK	1	0.8V <sub>CC</sub>		10	v
ViH	"H" input voltage RESET, X <sub>CIN</sub>	· · · · · · · · · · · · · · · · · · ·	0.85V <sub>cc</sub>		10	v
	"L" input voltage P00~P07, P10~P17, P30, P31,	,	0		0.0514	
V <sub>IL</sub>	P40~P43, P51~P57, SIN		0		0.25V <sub>cc</sub>	v
v	"L" input voltage P20~P27, P32~P37, P50, INT1,		0			
VIL	INT <sub>2</sub> , INT <sub>3</sub> , CNT <sub>1</sub> , CNT <sub>2</sub> , SIG, CLK		0		0.2V <sub>CC</sub>	v
VIL	"L" input voltage RESET, X <sub>IN</sub> , X <sub>CIN</sub>		0		0.15V <sub>CC</sub>	v
I <sub>он</sub>	"H" output current P00~P07, P20~P27, XOUT (Note 4)				-1	mA
	"L" output current P00~P07, P20~P27, P30~P37					
IOL	P50~P57, XOUT, PWM0~PWM3,				1	mA
	T, S <sub>OUT</sub> , CLK, S <sub>RDY</sub> , SIG (Note 5)					
	"L" output current $P1_0 \sim P1_7$ (Note 6)	V <sub>CC</sub> =3V			10	
IOL	L output current F10. F17 (Note 6)	V <sub>CC</sub> =5V			20	mA
$f(X_{IN})$	Clock oscillating frequency		0.2		8.2	MHz
$f(X_{CIN})$	Clock oscillating frequency for clock function		30		50	kHz

Note 1 : When only maintaining the RAM data, minimum value of  $V_{\text{CC}}$  is  $2\,\text{V}$ 

2: We say the high-speed mode, when the system clock is chosen X<sub>IN</sub>/4, and the low-speed mode, when the system clock is chosen X<sub>IN</sub>/16.

3 : When P3<sub>1</sub> is used as X<sub>CIN</sub>, V<sub>IH</sub> and V<sub>IL</sub> of P3<sub>1</sub> is  $0.85V_{CC} \le V_{IH} \le V_{CC}$  and  $0 \le V_{IL} \le 0.15V_{CC}$ 

4 : The total  $I_{OH(peak)}$  of port P0, P2 and  $X_{OUT}$  is less than 35mA

5 : The total  $I_{OH(peak)}$  of port P0, P2, P3 and P5 is less than 32mA

6 : The total peak current of IoL of port P1 is less than 80mA and the average current of total IoL of port P1 is less than 40mA



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **ELECTRICAL CHARACTERICS** ( $v_{ss}=0V$ , $T_a=-20\sim75$ °C, unless otherwise noted)

Cumb al	Parameter		Test conditions		Limits			Unit	
Symbol					Min	Тур	Max	Unii	
			V <sub>cc</sub> =5V, I <sub>он</sub> =-0.5n	nA	4				
V <sub>он</sub>	"H" output voltage P00~	$P0_7, P2_0 \sim P2_7$	$V_{CC}=3V, I_{OH}=-0.3mA$		2.4			v	
			$V_{CC} = 5V, I_{OH} = -0.3 mA$		4				
V <sub>он</sub>	"H" output voltage X <sub>OUT</sub>		V <sub>CC</sub> =3V, I <sub>OH</sub> =-0.1n	nA	2.4			v	
Vol	"L" output voltage P0₀~P07, P2₀~P27, P3₀~P37, P5₀~P57, T, Sout, CLK,		$V_{CC}$ =5V, $I_{OL}$ =1mA				1	v	
· OL		SIG, PWM0~PWM3	$V_{CC}=3V$ , $I_{OL}=0.5mA$				0.6	i .	
			$V_{cc}=5V, I_{oL}=20mA$				2	v	
Vol	"L" output voltage P10~I	P17	V <sub>CC</sub> =3V, I <sub>OL</sub> =10mA				1.5	v	
			V <sub>CC</sub> =5V, I <sub>OL</sub> =0. 3mA	· · · · · · · · · · · · · · · · · · ·			1		
Vol	"L" output voltage X <sub>OUT</sub>		V <sub>CC</sub> =3V, I <sub>OL</sub> =0. 1mA				0.6	V	
	Hysteresis INT1, INT2, IN	IT <sub>3</sub> , CLK, CNT <sub>1</sub> ,	V <sub>cc</sub> =5V			0.2			
V <sub>T+</sub> -V <sub>T-</sub>	CNT <sub>2</sub> , SIG, S	IN, P20~P27,XCIN	V <sub>cc</sub> =3V			0.2		V	
., .,			V <sub>cc</sub> =5V			2		<u> </u>	
v <sub>t+</sub> v <sub>t-</sub>	Hysteresis RESET		V <sub>cc</sub> =3V		1.0		v		
			V <sub>cc</sub> =5V	,		0.5		<u> </u>	
V <sub>T+</sub> -V <sub>T</sub> - Hystere	Hysteresis X <sub>IN</sub>	lysteresis X <sub>IN</sub>				0.35		v	
	"L" input current  P00~P07, P10~P17, P20~P27, P30~P37,		V <sub>cc</sub> =5V V <sub>1</sub> =0V	======================================			-5		
կլ	P4 <sub>0</sub> ~P4 <sub>3</sub> ,	P50~P57 without pull-up Tr. (Note 1),					μ		
	IN0~IN7, INT1, RESET, XIN		$V_{cc}=3V$ $V_{I}=0V$			-3			
	"H" input current P00~P	07, P20~P27, P30, P31,	V <sub>cc</sub> =5V V <sub>1</sub> =5V				5		
Ιн	P40~P	47, $IN_0 \sim IN_7$ , $X_{IN}$ , $X_{CIN}$ , $CNV_{SS}$	V <sub>CC</sub> =3V V <sub>I</sub> =3V				3	μ	
l <sub>IH</sub>	"H" input current [P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> ] without pull-up T <sub>r</sub> , INT <sub>1</sub> , INT <sub>2</sub> , INT <sub>3</sub> , CNT <sub>1</sub> , CNT <sub>2</sub> , SIG, RESET, S <sub>IN</sub> , CLK		v <sub>1</sub> =10v				10	μ	
	Pull-up Tr, P00~P07, P10		$V_{cc}=5V, V_{l}=0V$		7	15	30		
R <sub>PL</sub>		~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub>	$V_{cc}=3V, V_{I}=0V$	<u></u>	10	30	60	k \$	
		- Maria Cara da Antonio	$V_{L1} = V_{CC}/3$	V <sub>cc</sub> =5V		200			
R <sub>COM</sub>	Output impedance COM	o~COM₃	$V_{L2} = 2V_{L1}$	V <sub>cc</sub> =3V		500		<u>د</u>	
	VL3=Vcc Other COM_SI	Other COM, SEG	V <sub>cc</sub> =5V		2		k		
Rs	Output impedance SEG <sub>0</sub>	~SEG <sub>23</sub>	pins are opened	V <sub>CC</sub> =3V		3		ĸ	
			f(X <sub>IN</sub> )=8MHz High-s	peed mode V <sub>cc</sub> =5V		6	12		
	at operation	f(X <sub>IN</sub> )=8MHz Normal mode V <sub>CC</sub> =3V				8	mA		
		f(X <sub>CIN</sub> )=32kHz, V <sub>CC</sub> =	=3V		18	36	μ		
lcc	Supply current		f(X <sub>IN</sub> )=8MHz Normal mode V <sub>CC</sub> =3V			1		m	
		at wait mode	$f(X_{CIN})=32kHz, V_{CC}=3V$ $T_{a}=25^{\circ}C$			4	12	μA	
		at stop mode				0.1	0.6		
VRAM	RAM retention voltage				2		5.5	V	

Note 1 : Also the same when each port is used as INT<sub>2</sub>, INT<sub>3</sub>, CNT<sub>1</sub>, CNT<sub>2</sub>, SIG, S<sub>IN</sub> and X<sub>CIN</sub>, respectively

,



## M37410M3HXXXFP,M37410M4HXXXFP M37410M6HXXXFP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### A-D CONVERTER CHARACTERISTICS ( $v_{cc}=5V$ , $v_{ss}=AV_{ss}=0V$ , $T_a=25$ °C, $f(X_{IN})=8$ MHz, unless otherwise noted)

Symbol	Deservation	To do and diana		Limits			
	Parameter	Test conditions	Min	Тур	Max	Unit	
and the second	Resolution				8	bits	
	Mar Parameter and	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V			±2	1.00	
	Non-linearity error	V <sub>CC</sub> =V <sub>REF</sub> =3.072V			±2	LSB	
	Differential and linearity	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V			±0.9	100	
	Differential non-linearity	V <sub>CC</sub> =V <sub>REF</sub> =3.072V			±0.9	LSB	
V	Zero transition error	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V			2	LSB	
Vot		V <sub>CC</sub> =V <sub>REF</sub> =3.072V			2		
	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =5.12V			6	LSB	
V <sub>FST</sub>		V <sub>CC</sub> =V <sub>REF</sub> =3.072V			10	LSB	
<b>T</b>	0	V <sub>CC</sub> =2.5~5.5V High-speed mode		$200/f(X_{IN})$			
T <sub>C</sub>	Conversion time	V <sub>CC</sub> =2.5~5.5V Normal mode		$800/f(X_{IN})$		μs	
	Reference input current	V <sub>REF</sub> =5V		1.0	2.5		
IREF		V <sub>REF</sub> =3V		0.5	1.5	mA	
IIN	Analog port input current	V <sub>IN</sub> =0~V <sub>CC</sub>		1	10	μA	
VIN	Analog input voltage	V <sub>cc</sub> =2.5~5.5V	AV <sub>SS</sub>		Vcc	v	
VREF	Reference input voltage		2.5		Vcc	v	

