

M37415PFS

PIGGYBACK for M37415M4-XXXFP

DESCRIPTION

The M37415PFS is an EPROM mounted-type microcomputer which utilizes CMOS technology, and is designed for developing programs for single-chip, 8-bit microcomputer M37415M4-XXXFP. It is housed in a piggyback-type 80-pin QFP.

There is a 32-pin socket on the package.

The M37415PFS simplifies the development of programs for the M37415M4-XXXFP and is excellent for making prototypes.


FEATURES

- Difference with the M37415M4-XXXFP are:
ROMless, EPROM is attached externally.

APPLICATION

Development of programs for home telephone, multi function telephone

PIN CONFIGURATION (TOP VIEW)



Outline 80S6M

The symbol "○" indicates sockets for EPROM
NC No connection.

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage input		Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} .
CNV _{SS}	CNV _{SS} input		Connect to V _{SS}
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
X _{OUT}	Clock output	Output	
INT ₁	Interrupt input	Input	This is the highest order interrupt input pin. It can be measured input voltage level
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional register allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode The output structure is CMOS output
P1 ₀ ~P1 ₇	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as S _{RDV} , CLK, S _{OUT} , and S _{IN} pins, respectively Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 3 overflow signal divided by 2 output pin (T), INT ₂ pin, X _{CIN} and X _{COUT} pins, respectively
P4 ₀ ~P4 ₇	Input port P4	Input	Port P4 is an 8-bit input port and can be used as segment output pins
V _L	Voltage input for LCD	Input	This is a voltage input pin for LCD Supply voltage is 0V≤V _L ≤V _{CC} 0V~V _{LV} is supplied to LCD.
COM ₀ ~ COM ₃	Common output	Output	These are the LCD common output pins At 1/2 duty, COM ₂ and COM ₃ pins are not use At 1/3 duty, COM ₃ pin is not used
SEG ₀ ~ SEG ₂₃	Segment output	Output	These are LCD segment output pins
CNTR	Counter I/O	I/O	This is an output pin for timer 4 and 5 It can be measured input voltage level
V _{REF}	D-A convert power supply for DTMF		Reference voltage input for A-D converter of DTMF
Tone	DTMF output	Output	This is DTMF output pin.
A ₀ ~A ₁₃	Output port A	Output	These are for addresses to an EPROM mounted on the package
D ₀ ~D ₇	Input port D	Input	These are for input data from the EPROM mounted on the package

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37415PFS and the M37415M4-XXXFP are noted below. The following explanations apply to the M37415PFS. Specification variations for other chips are noted accordingly.

MEMORY

The M37415PFS is mounted an EPROM instead of an internal ROM. The address of an EPROM is from 1000_{16} to $3FFF_{16}$, and this memory size is 12288 bytes. The memory size of a RAM is 512 bytes as same as the M37415M4-XXXFP.




Fig.1 Memory map

00E0 ₁₆	Port P0	00F0 ₁₆	
00E1 ₁₆	Port P0 directional register	00F1 ₁₆	
00E2 ₁₆	Port P1	00F2 ₁₆	
00E3 ₁₆	Port P1 directional register	00F3 ₁₆	
00E4 ₁₆	Port P2	00F4 ₁₆	DTMF register
00E5 ₁₆	Port P2 directional register	00F5 ₁₆	LCD mode register
00E6 ₁₆		00F6 ₁₆	Serial I/O mode register
00E7 ₁₆		00F7 ₁₆	Serial I/O register
00E8 ₁₆	Port P3	00F8 ₁₆	Timer 4, 5 mode register
00E9 ₁₆	Port P3 directional register	00F9 ₁₆	Timer 1
00EA ₁₆	Port P4	00FA ₁₆	Timer 2
00EB ₁₆		00FB ₁₆	Timer 3
00EC ₁₆		00FC ₁₆	Timer 4
00ED ₁₆		00FD ₁₆	Timer 5
00EE ₁₆		00FE ₁₆	Interrupt control register
00EF ₁₆		00FF ₁₆	Timer control register

Fig. 2 SFR (Special Function Register) memory map

PIGGYBACK for M37415M4-XXXFP

PRECAUTION FOR USE

- (1) When developing programs with the M37415PFS, carefully consider the ROM capacity of the M37415M4-XXXFP.
Use the ROM area from 2000_{16} to $3FFF_{16}$.

- (2) The M37415PFS has no options as the M37415M4-XXXFP. The condition of ports P0 ~ P3 and CNTR is noted below.
P0 ~ P3, CNTR without the pull-up transistor
P3_S/S_{OUT} N-channel open drain output
- (3) The way of mounting an EPROM is shown in Figure 3.




Fig.3 How to mount an EPROM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	$-0.3 \sim 7$	V
V_I	Supply voltage for LCD V_L		$-0.3 \sim V_{CC} + 0.3$	V
V_I	Input voltage $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, $P_{20} \sim P_{27}$, $P_{30} \sim P_{37}$, $SEG_{24} \sim SEG_{31}$, X_{IN}		$-0.3 \sim V_{CC} + 0.3$	V
V_I	Input voltage INT_1 , CNV_{SS} , V_{REF}		$-0.3 \sim 7$	V
V_I	Input voltage $RESET$, $CNTR$		$-0.3 \sim 13$	V
V_O	Output voltage $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, $P_{20} \sim P_{27}$, $P_{30} \sim P_{37}$, $COM_0 \sim COM_3$, $SEG_0 \sim SEG_{31}$, X_{OUT}		$-0.3 \sim V_{CC} + 0.3$	V
V_O	Output voltage $CNTR$		$-0.3 \sim 7$	V
P_d	Power Dissipation	$T_a = 25^\circ C$	300	mW
T_{opr}	Operating temperature		$-10 \sim 70$	$^\circ C$
T_{stg}	Storage temperature		$-40 \sim 125$	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=3.0$ (Note 1) ~ 5.5 V, $V_{SS}=0$ V, $T_a=-10\sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage (Note 2)	$f(X_{IN})=3.2$ MHz $f(X_{IN})=800$ kHz	4.5 3.0(Note 1)		5.5 5.5	V
V_{SS}	Supply voltage			0		V
V_{REF}	Supply voltage for DTMF	$R_L \geq 20$ k Ω	1.5		$V_{CC}-0.5$	V
V_{IH}	"H" input voltage $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, P_{30} , P_{31} (Note 3), $P_{33} \sim P_{37}$ (Note 4), $P_{40} \sim P_{47}$, $RESET$, X_{IN} , CNV_{SS}		$0.7V_{CC}$		V_{CC}	V
V_{IH}	"H" input voltage $P_{20} \sim P_{27}$, P_{32} , P_{35} (Note 5) INT_1 , $CNTR$		$0.8V_{CC}$		V_{CC}	V
V_{IL}	"L" input voltage $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, P_{30} , P_{31} (Note 3), $P_{33} \sim P_{37}$ (Note 4), $P_{40} \sim P_{47}$, CNV_{SS}		0		$0.3V_{CC}$	V
V_{IL}	"L" input voltage $P_{20} \sim P_{27}$, P_{32} , P_{35} (Note 5), INT_1 , $CNTR$		0		$0.2V_{CC}$	V
V_{IL}	"L" input voltage $RESET$		0		$0.12V_{CC}$	V
V_{IL}	"L" input voltage X_{IN}		0		$0.16V_{CC}$	V
I_{OH}	"H" Output current $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, $P_{20} \sim P_{27}$, $P_{30} \sim P_{37}$ (Note 6), X_{OUT}				-2	mA
$I_{OL(peak)}$	"L" peak output current $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, $P_{20} \sim P_{27}$, $P_{30} \sim P_{37}$, $CNTR$, X_{OUT} (Note 7)				10	mA
$I_{OL(avg)}$	"L" average output current $P_{00} \sim P_{07}$, $P_{10} \sim P_{17}$, $P_{20} \sim P_{27}$, $P_{30} \sim P_{37}$, $CNTR$, X_{OUT} (Note 8)				5	mA
$f(X_{IN})$	Clock oscillating frequency (Note 9)	$V_{CC}=4.5 \sim 5.5$ V $V_{CC}=3.0$ (Note 1) ~ 5.5 V	380 380		3300 1000	kHz
$f(X_{CIN})$	Clock oscillating frequency for clock function		32		50	kHz

Note 1 : Minimum value of V_{CC} is dependent on the EPROM used. At normal temperature, this value is about 2.5V. Therefore, 3.0V is dependent on the proper operation of the EPROM at that voltage

2 : When only operating the RAM data retention, minimum value of V_{CC} is 2 V

3 : When using port P_{31} as X_{CIN} , $0.85 \leq V_{CC} \leq V_{IH} \leq V_{CC}$, $0 \leq V_{IL} \leq 0.15V_{CC}$ for port P_{31}

4 : In this case of using port P_{35} as normal input

5 : In this case of using port P_{35} as CLK input

6 : The total of I_{OH} of port P_0 , P_1 , P_2 , P_3 and X_{OUT} should be 35mA max

7 : The total of $I_{OL(peak)}$ of port P_0 , P_1 , P_2 , P_3 should be 55mA max, and the total of $I_{OL(peak)}$ of port P_3 , $CNTR$, and X_{OUT} should be 45mA max

8 : $I_{OL(avg)}$ is the average current in 100ms

9 : When using DTMF function, $f(X_{IN})$ should be 400kHz, 800kHz, 1.6MHz, or 3.2MHz

ELECTRICAL CHARACTERISTICS ($V_{SS}=0\text{ V}$, $T_a=-10\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	"H" output voltage $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_4$ (Note 1), $P3_6$, $P3_7$	$V_{CC}=5\text{V}$, $I_{OH}=-2\text{mA}$	3			V
		$V_{CC}=3\text{V}$, $I_{OH}=-0.7\text{mA}$	2			
V_{OH}	"H" output voltage X_{OUT}	$V_{CC}=5\text{V}$, $I_{OH}=-1.5\text{mA}$	3			V
		$V_{CC}=3\text{V}$, $I_{OH}=-0.3\text{mA}$	2			
V_{OL}	"L" output voltage $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_7$ (Note 1), CNTR	$V_{CC}=5\text{V}$, $I_{OL}=10\text{mA}$			2	V
		$V_{CC}=3\text{V}$, $I_{OL}=3\text{mA}$			1	
V_{OL}	"L" output voltage X_{OUT}	$V_{CC}=5\text{V}$, $I_{OL}=1.5\text{mA}$			2	V
		$V_{CC}=3\text{V}$, $I_{OL}=0.3\text{mA}$			1	
$V_{T+}-V_{T-}$	Hysteresis $\overline{\text{INT}}_1$, CNTR	$V_{CC}=5\text{V}$	0.25		1	V
		$V_{CC}=3\text{V}$	0.15		0.7	
$V_{T+}-V_{T-}$	Hysteresis $P3_6$	When used as CLK input				V
		$V_{CC}=5\text{V}$		0.5		
$V_{T+}-V_{T-}$	Hysteresis $P3_1$	When used as X_{CIN} input				V
		$V_{CC}=5\text{V}$		0.7		
$V_{T+}-V_{T-}$	Hysteresis $P2_0\sim P2_7$, $P3_2$	$V_{CC}=5\text{V}$		0.5		V
		$V_{CC}=3\text{V}$		0.4		
$V_{T+}-V_{T-}$	Hysteresis $\overline{\text{RESET}}$	$V_{CC}=5\text{V}$		0.5	0.7	V
		$V_{CC}=3\text{V}$		0.35		
$V_{T+}-V_{T-}$	Hysteresis X_{IN}	$V_{CC}=5\text{V}$		0.5		V
		$V_{CC}=3\text{V}$		0.35		
I_{IL}	"L" input current $\text{SEG}_{24}\sim\text{SEG}_{31}$ (except reset state) $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_7$ without pull-up $\overline{\text{INT}}_1$, $\overline{\text{RESET}}$, X_{IN}	$V_{CC}=5\text{V}$			-5	μA
		$V_I=0\text{V}$			-4	
		$V_{CC}=3\text{V}$				
I_{IL}	"L" input current $\text{SEG}_{24}\sim\text{SEG}_{31}$ (at reset state)	$V_{CC}=5\text{V}$, $V_L=5\text{V}$, $V_I=0\text{V}$	-30		-140	μA
		$V_{CC}=3\text{V}$, $V_L=3\text{V}$, $V_I=0\text{V}$	-6		-45	
I_{IH}	"H" input current $\text{SEG}_{24}\sim\text{SEG}_{31}$ (except reset state) $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_7$, $\overline{\text{INT}}_1$, $\overline{\text{RESET}}$, X_{IN}	$V_{CC}=5\text{V}$			5	μA
		$V_I=5\text{V}$				
		$V_{CC}=3\text{V}$			4	
I_{IH}	"H" input current $\text{SEG}_{24}\sim\text{SEG}_{31}$ (at reset state)	$V_{CC}=5\text{V}$, $V_L=5\text{V}$, $V_I=5\text{V}$			5	μA
		$V_{CC}=3\text{V}$, $V_L=3\text{V}$, $V_I=3\text{V}$			4	
I_{CC}	Supply current	at stop state Output pins are opened. $\overline{\text{RESET}}$, $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, and $P3_0\sim P3_7$ are connected to V_{CC} . Except the above pins are connected to V_{SS} . However, X_{IN} and X_{CIN} are input signal according to the conditions Without supply current for EPROM	$f(X_{IN})=3.2\text{MHz}$ $V_{CC}=5\text{V}$	at DTMF wave form output	4	mA
				at DTMF wave form stop	3	
			$f(X_{IN})=800\text{kHz}$ $V_{CC}=3\text{V}$	at DTMF wave form output	0.8	
				at DTMF wave form stop	0.5	
		$T_a=25^\circ\text{C}$ $X_{IN}=0\text{V}$ $f(X_{CIN})=32.8\text{kHz}$ at low power mode ($LM_6=1$)	$V_{CC}=5\text{V}$		45	μA
			$V_{CC}=3\text{V}$		18	
		at wait state	$f(X_{IN})=3.2\text{MHz}$, $V_{CC}=5\text{V}$		1	mA
			$f(X_{IN})=800\text{kHz}$, $V_{CC}=3\text{V}$		0.3	
			$T_a=25^\circ\text{C}$ $X_{IN}=0\text{V}$ $f(X_{CIN})=32.8\text{kHz}$ at low power mode ($LM_6=1$)	$V_{CC}=5\text{V}$	20	μA
				$V_{CC}=3\text{V}$	4	
		at operation	$f(X_{IN})=0$ $f(X_{CIN})=0$ $V_{CC}=5\text{V}$	$T_a=25^\circ\text{C}$	0.1	μA
				$T_a=70^\circ\text{C}$		
V_{RAM}	RAM retention voltage	$f(X_{IN})=0$, $f(X_{CIN})=0$	2		5.5	V

Note 1 : If $P3_0$ is used as X_{COUT} , capability of load driving is lower than the above

DTMF CHARACTERISTICS ($V_{SS}=0V$, $T_a=-10\sim70^{\circ}C$, unless otherwise noted)

Symbol	Parameter		Tes conditions	Limits			Units
				Min	Typ	Max	
V _{OT}	Output voltage T _{one}	High frequency band group	V _{CC} =5V, V _{REF} =4.5V, R _L =20kΩ	470	490	510	mVrms
			V _{CC} =3V, V _{REF} =2.5V, R _L =20kΩ	257	270	283	
		Low frequency band group	V _{CC} =5V, V _{REF} =4.5V, R _L =20kΩ	325	345	365	
			V _{CC} =3V, V _{REF} =2.5V, R _L =20kΩ	177	190	203	
dB _{CR}	Output ratio of high frequency band to low frequency band		R _L =20kΩ	2.5	3	3.5	dB
DIS	Disportional percentage		R _L =20kΩ, T _a =25℃		13		%

Accuracy of DTMF output (at low frequency band value)

Standard frequency value [Hz]	Output frequency value [Hz]	Deflection	Error [%]
697	694.44	-2.555	-0.367
770	769.23	-0.769	-0.1
852	854.7	2.7	0.317
941	938.97	-2.033	-0.216

Accuracy of DTMF output (at high frequency band value)

Standard frequency value [Hz]	Output frequency value [Hz]	Deflection	Error [%]
1209	1204.8	-4.181	-0.346
1336	1333.3	-2.667	-0.2
1477	1470.6	-6.412	-0.434
1633	1639.3	6.344	0.389