

MITSUBISHI MICROCOMPUTERS
M37420E6-XXXSP
M37420E6SS
PROM VERSION of M37420M6-XXXSP

DESCRIPTION

The M37420E6-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 52-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37420M6-XXXSP except that this chip has a 12288 bytes PROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The M37420E6SS is the window type.


FEATURES

- Number of basic instructions 69
- Memory size ROM 12288 bytes
RAM 256 bytes
- Instruction execution time
..... 1 μ s (minimum instructions at 8MHz frequency)
- Single power supply 5V \pm 5%
- Power dissipation
normal operation mode (at 8MHz frequency) 30mW
- Subroutine nesting 96 levels (Max.)
- Interrupt 7 types, 5 vectors
- 8-bit timer 4
- Programmable I/O ports
(Ports P0, P1, P2, P3, P4, P5, P6) 42
- Input port (Port P5) 4
- Serial I/O (8/16-bit) 1
- A-D converter (8-bit) 4
- D-A converter (8-bit) 2
- 14-bit PWM function
- Watchdog timer
- PROM (equivalent to the M5L27128)
program voltage 21V


APPLICATION

Office automation equipment
VCR, Tuner, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



M37420E6-XXXSP BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS
M37420E6-XXXSP
M37420E6SS

PROM VERSION of M37420M6-XXXSP

FUNCTIONS OF M37420E6-XXXSP

Parameter		Functions
Number of basic instructions		69
Instruction execution time		1 μ s (minimum instructions, at 8MHz frequency)
Clock frequency		8MHz
Memory size	PROM	12288 bytes (Note 1)
	RAM	256 bytes
Input/Output ports	P0, P1, P2, P3, P4, P5 ₄ ~P5 ₇ , P6	I/O
	P5 ₀ ~P5 ₃	Input
Serial I/O		8-bit \times 3, 6-bit \times 1, 4-bit \times 3
Timers		8-bit \times 1
A-D conversion		8-bit \times 3+8-bit timer \times 4
D-A conversion		8-bit \times 1 (4 channels)
Pulse width modulator		8-bit \times 2
Watchdog timer		14-bit \times 1
Subroutine nesting		15-bit \times 1
Interrupt		96 levels (max)
Clock generating circuit		Two external interrupts, three internal timer interrupts (or timer \times 2, S I/O \times 1)
Supply voltage		built-in (ceramic or quartz crystal oscillator)
Power dissipation		5V \pm 5%
Input/Output characteristics		30mW (at 8MHz frequency)
Operating temperature range		12V (Ports P0, P1, P3)
Device structure		-10~70 $^{\circ}$ C
Package	M37420E6-XXXSP	CMOS silicon gate process
	M37420E6SS	52-pin shrink plastic molded DIP
		52-pin shrink ceramic DIP

Note 1 : The PROM programing voltage is 21V (equivalent to the M5L27128)

PIN DESCRIPTION

Pin	Mode	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Single-chip /EPROM	Power supply		Supply 5V ± 5% to V _{CC} and 0V to V _{SS} . This voltage can be used as reference voltage for A-D or D-A converter.
CNV _{SS} /V _{PP}	Single-chip	CNV _{SS} input	Input	Connect to 0V.
	EPROM	V _{PP} input		Connect to V _{PP} when programming or verifying.
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than 2μs (min) under normal V _{CC} conditions. If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
	EPROM	RESET input		Connect to V _{SS} .
X _{IN}	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X _{IN} pin and open the X _{OUT} pin.
X _{OUT}		Clock output	Output	
P0 ₀ ~P0 ₇	Single-chip	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction registers which can program each bit as input or output. It is set to input mode at reset. The output format is N-ch open drain.
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input (A ₀ ~A ₇).
P1 ₀ ~P1 ₅	Single-chip	I/O port P1	I/O	Port P1 is an 6-bit I/O port which has the same function as port P0.
	EPROM	Address input A ₈ ~A ₁₃	Input	P1 ₀ ~P1 ₅ works as the higher 6 bit address inputs (A ₈ ~A ₁₃).
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	I/O	Port P2 is an 8-bit I/O port which has the same function as port P0. The output format is CMOS.
	EPROM	Data input/output D ₀ ~D ₇	I/O	Port 2 works as an 8 bit data bus (D ₀ ~D ₇).
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same function as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as S _{RDY} , CLK, S _{OUT} , and S _{IN} pins, respectively. Also P3 ₃ , P3 ₁ , and P3 ₀ work as CNTR pin, INT ₂ and INT ₁ , respectively. The output format is N-ch open drain.
	EPROM	Input Port P3	Input	P3 ₅ , P3 ₄ and P3 ₃ work as CE, OE and PGM inputs respectively. Connect P3 ₀ ~P3 ₂ to 0V and P3 ₇ and P3 ₆ to V _{CC} .
P4 ₄ ~P4 ₇	Single-chip	I/O port P4	I/O	Port P4 is an 4-bit I/O port which has the same function as port P0. Ports P4 ₇ ~P4 ₄ are common with analog inputs AN ₇ ~AN ₄ . The output format is N-ch open drain.
	EPROM	Select mode	Input	Connect to 0V.
P5 ₀ ~P5 ₃	Single-chip	Input port P5	Input	P5 ₀ ~P5 ₃ are input port. These port can be used as edge-sence input. P5 ₀ ~P5 ₂ detects rising edge, and P5 ₃ detects both rising and falling edge. P5 ₃ is also common with external trigger output and V pulse, Y pulse generator trigger input.
	EPROM		Input	Connect to 0V.
P5 ₄ ~P5 ₇	Single-chip	I/O port P5	I/O	P5 ₄ ~P5 ₇ is I/O port and has basically the same function as port P0. P5 ₇ is common with PWM. The output format is CMOS output.
	EPROM		Input	Connect to 0V.
P6 ₀ ~P6 ₃	Single-chip	I/O port P6	I/O	Port P6 is 4-bit I/O port and has basically the same function as port P0. P6 ₀ and P6 ₁ are common with DA ₁ and DA ₂ respectively. The output format is CMOS output.
	EPROM		Input	Connect to 0V.

M37420E6-XXXSP M37420E6SS

PROM VERSION of M37420M6-XXXSP

EPROM MODE

The M37420E6-XXXSP or M37420E6SS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P3₃ ~ P3₅, and CNV_{SS} are used for the PROM (equivalent to the M5L27128). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1. Pin function in EPROM mode

	M37420E6-XXXSP, M37420E6SS	M5L27128
V _{CC}	V _{CC}	V _{CC}
V _{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	V _{SS}	V _{SS}
Address input	Ports P0, P1	A ₀ ~A ₁₃
Data I/O	Port P2	D ₀ ~D ₇
CE	P3 ₅ /CE	CE
OE	P3 ₄ /OE	OE
PGM	P3 ₃ /CNTR/PGM	PGM




Fig. 1 Pin connection in EPROM mode

PROM READING, WRITING AND ERASING
Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data ($A_0 \sim A_{13}$) to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the PROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{13}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.


Erasing

Data can only be erased on the M37420E6SS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.

- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note : Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

Mode \ Pin	$\overline{CE}(11)$	$\overline{OE}(12)$	$\overline{PGM}(13)$	$V_{PP}(22)$	$V_{CC}(52)$	Data I/O (44~51)
Read-out	V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Output
Programming	V_{IL}	V_{IH}	Pulse($V_{IH} \rightarrow V_{IL}$)	V_{PP}	V_{CC}	Input
Programming verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Output
Program disable	V_{IH}	X	X	V_{PP}	V_{CC}	Floating

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively
 2 : An X indicates either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rated	Unit
V_{CC}	Supply voltage	With respect to V_{SS} With the output transistor cut-off	-0.3~7	V
V_I	Input voltage X_{IN} , RESET		-0.3~7	V
V_I	Input voltage $P2_0\sim P2_7$, $P4_4\sim P4_7$, $P5_4\sim P5_7$, $P6_0\sim P6_3$		-0.3~ $V_{CC}+0.3$	V
V_I	Input voltage $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P3_0\sim P3_7$, $P5_0\sim P5_7$		-0.3~13	V
V_I	Input voltage CNV_{SS}		-0.3~13 (Note 1)	V
V_O	Output voltage $P2_0\sim P2_7$, $P4_0\sim P4_7$, $P5_4\sim P5_7$, $P6_0\sim P6_3$		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P3_0\sim P3_7$		-0.3~13	V
P_d	Power dissipation	$T_a=25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		-10~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-40~125	$^\circ\text{C}$

Note 1 : In EPROM programming mode, CNV_{SS} is 22.0V

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=5V\pm 5\%$, $T_a=-10\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" input voltage $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P2_0\sim P2_7$, $P3_0\sim P3_7$, $P4_4\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_3$, RESET, X_{IN}	0.8 V_{CC}		V_{CC}	V
V_{IL}	"L" input voltage $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P2_0\sim P2_7$, $P3_0\sim P3_7$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_3$, CNV_{SS}	0		0.2 V_{CC}	V
V_{IL}	"L" input voltage RESET	0		0.12 V_{CC}	V
V_{IL}	"L" input voltage X_{IN}	0		0.16 V_{CC}	V
$I_{OL(peak)}$	"L" peak output current $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P2_0\sim P2_7$, $P3_0\sim P3_7$, $P4_0\sim P4_7$ (Note 2)			10	mA
$I_{OL(peak)}$	"L" peak output current $P6_0\sim P6_3$ (Note 2)			10	mA
$I_{OL(avg)}$	"L" average output current $P0_0\sim P0_7$, $P1_0\sim P1_5$, $P2_0\sim P2_7$, $P3_0\sim P3_7$, $P4_4\sim P4_7$ (Note 1)			5	mA
$I_{OL(avg)}$	"L" average output current $P6_0\sim P6_3$ (Note 1)			5	mA
$I_{OH(peak)}$	"H" peak output current $P2_0\sim P2_7$, $P5_4\sim P5_7$, $P6_0\sim P6_3$ (Note 2)			-10	mA
$I_{OH(avg)}$	"H" average output current $P2_0\sim P2_7$, $P5_4\sim P5_7$, $P6_0\sim P6_3$ (Note 1)			-5	mA
$f(X_{IN})$	Internal clock oscillating frequency			8	MHz

Note 1 : The average output currents $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average value of a period of 100ms.

2 : Do not allow the combined low- level output current of ports P0, P1, P2, P3, P4 and P6 to exceed 80mA

Do not allow the combined high- level output current of port P2, P5 and P6 to exceed 50mA

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ	Max		
V_{OH}	"H" output voltage P2 ₀ ~P2 ₇ , P5 ₄ ~P5 ₇ , P6 ₀ ~P6 ₃	$I_{OH}=-10mA$	3			V	
V_{OL}	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₅ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₄ ~P5 ₇ , P6 ₀ ~P6 ₃	$I_{OL}=10mA$			2	V	
$V_{T+}-V_{T-}$	Hysteresis P3 ₀ , P3 ₁	When used as INT input	0.3		1	V	
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3	0.8		V	
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.5	1		V	
$V_{T+}-V_{T-}$	Hysteresis P5 ₃	When used as T input	0.5	1		V	
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V	
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V	
I_{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₅ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₃	$V_i=0V$			-5	μA	
I_{IL}	"L" input current RESET, X _{IN}	$V_i=0V$			-5	μA	
I_{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₅ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₃	$V_i=12V$			12	μA	
I_{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇ , P5 ₄ ~P5 ₇ , P6 ₀ ~P6 ₃	$V_i=5V$			5	μA	
V_{RAM}	RAM retention voltage	At clock stop	2			V	
I_{CC}	Supply current	ϕ , X _{OUT} , and D-A pins opened, other pins at V _{SS} , and A-D converter in the finished condition			6	15	mA

A-D CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			± 3	LSB
R_{LADDER}	Ladder resistance value	$V_{REF}=V_{CC}$	2		10	k Ω
t_{CONV}	Conversion time				25	μs
V_{IA}	Analog input voltage		0		V_{CC}	V

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Error in full scale range	$V_{REF}=V_{CC}$			± 2	%
t_{SU}	Setup time	$V_{REF}=V_{CC}$			3	μs
R_O	Output resistance	$V_{REF}=V_{CC}$	1	2	4	k Ω