

MITSUBISHI MICROCOMPUTERS

M37420M4-XXXSP

M37420M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37420M4-XXXSP and the M37420M6-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 52-pin shrink plastic molded DIP.

These single-chip microcomputers are useful for household appliance and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M37420M4-XXXSP and the M37420M6-XXXSP are noted below. The following explanations apply to the M37420M6-XXXSP.

Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M37420M4-XXXSP	8192 bytes	192 bytes
M37420M6-XXXSP	12288 bytes	256 bytes


FEATURES

- Number of basic instructions..... 69
- Memory size ROM ...12288 bytes (M37420M6-XXXSP)
8192 bytes (M37420M4-XXXSP)
RAM..... 256 bytes (M37420M6-XXXSP)
192 bytes (M37420M4-XXXSP)
- Instruction execution time
..... 1 μ s (minimum instructions, at 8MHz frequency)
- Single power supply $f(X_{IN})=8\text{MHz}$ 5V \pm 10%
- Power dissipation
normal operation mode (at 8MHz frequency)..... 30mW
- Subroutine nesting 96 levels (Max.)
- Interrupt..... 7 types, 5 vectors
- 8-bit timer 4
- Programmable I/O ports (Ports P0, P1, P2, P3, P4)..... 42
- Input port (Port P5) 8
- Serial I/O (8-bit/16-bit) 1
- A-D converter..... 8-bit successive approximation
- D-A converter
- 14-bit PWM function
- Watchdog timer


APPLICATION

VCR, TV, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



M37420M6-XXXSP BLOCK DIAGRAM



Note 1 : 8192 bytes for M37420M4-XXXSP
 Note 2 : 192 bytes for M37420M4-XXXSP

MITSUBISHI MICROCOMPUTERS
M37420M4-XXXSP
M37420M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37420M6-XXXSP

Parameter		Functions
Number of basic instructions		69
Instruction execution time		1 μ s (minimum instructions, at 8MHz frequency)
Clock frequency		8MHz
Memory size	ROM	12288bytes (8192 bytes for M37420M4-XXXSP)
	RAM	256bytes (192 bytes for M37420M4-XXXSP)
Input/Output ports	P0, P1, P2, P3, P4, P5 ₄ ~P5 ₇ , P6	I/O 8-bit \times 3, 6-bit \times 1, 4-bit \times 3
	P5 ₀ ~P5 ₃	Input 4-bit \times 1
Serial I/O		8-bit \times 1 or 16-bit \times 1
Timers		8-bit prescaler \times 3+8-bit timer \times 4
A-D conversion		8-bit \times 1 (4 channels)
D-A conversion		8-bit \times 2
Pulse width modulator		14-bit \times 1
Watchdog timer		15-bit \times 1
Subroutine nesting		96 levels (max)
Interrupts		Two external interrupts, Three internal timer interrupts (or timer \times 2, SI/O \times 1)
Clock generating circuit		Built-in (ceramic or quartz crystal oscillator)
Supply voltage		5V \pm 10%
Power dissipation	at high-speed operation	30mW (at 8MHz frequency)
Input/Output characteristics	Input/Output voltage	12V (Ports P0, P1, P3)
Operating temperature range		-10~70 $^{\circ}$ C
Device structure		CMOS silicon gate process
Package		52-pin shrink plastic molded DIP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNV _{SS}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open
X _{OUT}	Clock output	Output	
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional register allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode The output structure is N-channel open drain
P1 ₀ ~P1 ₅	I/O port P1	I/O	Port P1 is an 6-bit I/O port and has basically the same functions as port P0 The output structure is N-channel open drain
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is CMOS output
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest interrupt input pin ($\overline{INT_2}$), respectively
P4 ₄ ~P4 ₇	I/O port P4	I/O	Port P4 is an 8-bit I/O port and has basically the same functions as port P0 P4 ₂ ~P4 ₇ work as analog input port AN ₄ ~AN ₇
P5 ₀ ~P5 ₃	Input port P5	Input	Low-order 4-bit of port P5 is input port These can be used as the edge sence inputs P5 ₀ ~P5 ₂ detect the rising edge and P5 ₃ detects both edges Also, P5 ₃ is common with the external trigger and V pulse, Y pulse generator trigger input
P5 ₄ ~P5 ₇	I/O port P5	I/O	High-order 4-bit of port P5 is I/O port and has basically the same function as port P0 P5 ₇ is common with the 14-bit PWM. The output structure is CMOS output
P6 ₀ ~P6 ₃	Output port P6	Output	Port P6 is an 4-bit output port At external trigger output mode, P6 ₀ and P6 ₁ are in common with the trigger input pin (T) and the trigger output pin (Q), respectively The output structure is N-channel open drain.

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The M37420 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.

Timer Control Register

The timer control register is allocated to address 00FF₁₆.

This register has a stack page bit.




Fig.1 Structure of timer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MEMORY

• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **ROM**

ROM is used for storing user programs as well as the interrupt vector area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig.2 Memory map

00D9 ₁₆	D-A conversion register 1	00EC ₁₆	Port P5
00DA ₁₆	D-A conversion register 2	00ED ₁₆	Port P5 latch/directional register
00DB ₁₆	V pulse preset value P	00EE ₁₆	Port P6
00DC ₁₆	V pulse preset value N	00EF ₁₆	Port P6 directional register
00DD ₁₆	V pulse register	00F0 ₁₆	Pulse width modulation register H
00DE ₁₆	Serial I/O register L	00F1 ₁₆	Pulse width modulation register L
00DF ₁₆	Serial I/O register H	00F2 ₁₆	Successive approximation register
00E0 ₁₆	Port P0	00F3 ₁₆	A-D control register
00E1 ₁₆	Port P0 directional register	00F4 ₁₆	Watchdog timer
00E2 ₁₆	Port P1	00F5 ₁₆	Serial I/O mode register
00E3 ₁₆	Port P1 directional register	00F6 ₁₆	Special function selection register
00E4 ₁₆	Port P2	00F7 ₁₆	Timer 3 prescaler
00E5 ₁₆	Port P2 directional register	00F8 ₁₆	Timer 3
00E6 ₁₆		00F9 ₁₆	Timer 1,2 prescaler
00E7 ₁₆		00FA ₁₆	Timer 1
00E8 ₁₆	Port P3	00FB ₁₆	Timer 2
00E9 ₁₆	Port P3 directional register	00FC ₁₆	Timer X prescaler
00EA ₁₆	Port P4	00FD ₁₆	Timer X
00EB ₁₆	Port P4 directional register	00FE ₁₆	Interrupt control register
		00FF ₁₆	Timer control register

Fig. 3 SFR (Special Function Register) memory map

INTERRUPT

The M37420M6-XXXSP can be interrupted from seven sources; INT₁, timer X, timer 1, timer 2/serial I/O, or INT₂/BRK instruction.

However, the INT₁ pin is used with port P3₀ and the INT₂ pin is used with port P3₁, and the corresponding directional register bit should be set to "0" when each port used as an interrupt input pin.

The value of bit 2 and bit 3 of the serial I/O mode register (address 00F5₁₆) determine whether the interrupt is from timer 2 or from serial I/O. When the value of bit 2 and bit 3 is [00], the interrupt is from timer 2, and the value of bit 2 and bit 3 is [01], the interrupt is from serial I/O. Also, when the value of bit 2 and bit 3 is [01], parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag I is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 4. An interrupt is accepted when

the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the level of INT₁ or INT₂ pin changes
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

Table 1. Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFF ₁₆ , FFF ₁₆
INT ₁	2	FFD ₁₆ , FFC ₁₆
Timer X	3	FFB ₁₆ , FFA ₁₆
Timer 1	4	FF9 ₁₆ , FF8 ₁₆
Timer 2 or serial I/O	5	FF7 ₁₆ , FF6 ₁₆
INT ₂ (BRK)	6	FF5 ₁₆ , FF4 ₁₆




Fig.4 Interrupt control

The change in level at which the INT pins generate an interrupt varies according to the content of bits 4 and 5 of the special function selection register (address 00F6₁₆). When these bits are "0", the interrupt request is generated when INT changes from high-level to low-level. When these bits are "1", the interrupt request is generated when INT changes from low-level to high-level. Bits 4 and 5 correspond to INT₁ and INT₂ respectively.

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the INT₂ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if INT₂ generated the interrupt.

TIMER

The M37420M6-XXXSP has four timers; timer X, timer 1, timer 2 and timer 3. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1, timer 2 and timer 3 is shown in Figure 5.

The P3₃/CNTR pin cannot be used as CNTR when P3₃ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as $1/(n+1)$, where n is the decimal contents of the prescaler latch. All four timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero for timer 1, timer 2 and timer X. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see Interrupt section). The prescaler latch and timer latch can be loaded with any number.

The four modes of timer X as follows:

(1) Timer mode [00]

In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.

(2) Pulse output mode [01]

In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.

(3) Event counter mode [10]

This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR

pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

The structure of the timer control register is shown in Figure 6.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.

The function of timer 3 is as same as that of timer 1 and timer 2, with the exception that the detection of its overflow is known by the overflow bit (bit 3 of address 00EF₁₆). When the timer down-counts to zero, the overflow bit is set to "1" and the contents of the timer's latch is reloaded into the timer.

The reset of the overflow bit is made by;

- a) hard ware reset
- b) write "0" to overflow bit
- c) write instruction to timer 3

The structure of special function selection register is shown in Figure 7.




Fig.5 Block diagram of timer X, timer 1, timer 2, and timer 3

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.6 Structure of timer control register




Fig.7 Structure of special function selection register

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 8. In the serial I/O mode the receive ready signal ($\overline{S_{RDY}}$), synchronous input/output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F5₁₆) is a 6-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are [00] or [01], an external clock from P3₆ is selected. When these bits are [10], the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are [11], the oscillator frequency divided by 16, becomes the clock.

Bit 2 to 4 decide whether parts of P3 will be used as a serial I/O or not. When bit 3 is "0" and bit 2 is "1", P3₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3₆. If an external synchronous clock is selected, the clock is input to P3₆ and P3₅ will be a serial output and P3₄ will be a serial input. To use P3₄ as a serial input, set the directional register bit which corresponds to P3₄ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 3 and bit 2 need to be set to "01", if they are "00" P3₆ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 4 determines if P3₇ is used as an output pin for the receive data ready signal (bit 4 = 1, $\overline{S_{RDY}}$) or used as normal I/O pin (bit 4 = 0). Bit 5 determines the serial I/O mode. If this bit is "0", serial I/O becomes 8-bit mode and this bit is "1", serial I/O becomes 16-bit mode. The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address 00F7₁₆). Data is stored only to the serial I/O register L (address 00DE₁₆) in 8-bit mode, and stored high-order 8-bit to serial I/O register H (address 00DF₁₆) at first, then low order 8-bit to serial I/O register L (address 00DE₁₆) in 16-bit mode. After the falling edge of the write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M37420M6-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 in 8-bit mode and 15 in 16-bit mode when data is stored in the serial I/O register. At each falling edge of the transfer




Fig.8 Block diagram of serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 or 16 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External clock—If an external clock is used, the interrupt

request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 9. An example of communication between two M37420M6-XXXSPs is shown in Figure 10.




Fig.9 Serial I/O timing




Fig.10 Example of serial I/O connection

A-D CONVERTER

An 8-bit successive approximation method of A-D conversion is employed providing a precision of $\pm 3\text{LSB}$. A block diagram of the A-D converter is shown in Figure 11. Conversion is automatic once it is started with the program.

The four analog inputs are used in common with pins P₄₇, P₄₆, P₄₅ and P₄₄ of port 4. Bits 2, 1 and 0 of the A-D control register (address 00F3₁₆) are used to select which pins are used for A-D conversion. The input condition is accomplished by setting to "0" the bit in the directional register that corresponds to the pin where A-D conversion is to take place. Bit 4 of the A-D control register is the A-D conversion end bit. During A-D conversion, this bit is "0", and upon completion becomes "1". Thus, it can be ascertained whether or not A-D conversion has been completed or not by inspecting this bit. The relation between the contents of the A-D control register and the selection of input pins are shown in Figure 12.

The results of the conversion can be found by reading the contents of the successive approximation register address 00F2₁₆ which stores the results of the conversion. The procedure for executing A-D conversion is next explained. Firstly, the pin that is to be used for the A-D conversion is selected by setting bit 2, bit 1 and bit 0 of the A-D control register. Next, the successive approximation is written to upon which the A-D conversion starts. Since actual data is

not written to the successive approximation, any type of may be written. Simultaneous with its being written, the A-D conversion end bit (bit 4 of address 00F3₁₆) is cleared to "0" signifying that A-D conversion operations are being conducted. A-D conversion completes after 198 clock cycles upon which the A-D conversion end bit is set to "1" and the results of the conversion can be found in the successive approximation register. Since the comparator consists of the capacitive coupled configuration, $f(X_{IN})$ is needed larger than 1MHz during A-D conversion. When A-D conversion is not required, power consumption can be saved by setting bit 5 of the A-D control register to "0". To carry out A-D conversion, set bit 5 to "1", and connect the resistor ladder.




Fig.11 Block diagram of A-D converter

D-A CONVERTER

The M37420M6-XXXSP has two R-2R method D-A converters. D-A conversion starts by setting value to D-A conversion register (address 00D9₁₆ and 00DA₁₆).

The output port of D-A conversion result DA₁ or DA₂ is common with P6₀ and P6₁ respectively. The value of bit 7 or bit 6 of A-D control register (address 00F3₁₆) determines whether this port is used as D-A output or normal port. When this bit is "1" this port becomes D-A output, and is "0" this port becomes normal port.

Bit 6 or bit 7 corresponds to P6₀/DA₁ or P6₁/DA₂ respectively. When using each port as D-A output, its directional register must be set to "0".




Fig.12 Structure of A-D control register




Fig.13 Block diagram of D-A conversion circuit

PWM OUTPUT CIRCUIT

(1) Introduction

The M37420M6-XXXSP is equipped with 14-bit PWM. The 14-bit resolution gives PWM the minimum resolution bit width of $0.25\mu\text{s}$ (for $X_{IN}=8\text{MHz}$) and a repeat period of $4096\mu\text{s}$.

Block diagram of the PWM is shown in Figure 14.

The PWM timing generator section applies control signals to PWM, using clock input X_{IN} divided by 2 as a reference signal.

(2) Data setting

The output pin PWM is in common with pin $P5_7$ (i.e. for PWM output, bit 0 of the special function selection register). When PWM is used for output, first set the higher 8-bit of the PWM1-H register (address $00F0_{16}$), then the lower 6-bit of the PWM1-L register (address $00F1_{16}$). Note that the higher 2 bits of these 8-bit registers are ignored when used 6-bit register.

(3) Transferring data from registers to latches

The data written to the PWM registers is transferred to the PWM latches at the repetition of the PWM period. The signals output to the PWM pins correspond to the contents of these latches. When data at addresses $00F0_{16}$ and $00F1_{16}$ are read, data in these latches has already been read allowing the data output by the PWM to be confirmed. When the 6-bit latch is being read, the upper 2 bits of the register becomes undefined. However, bit 7 of the PWM1-L register indicated the completion of the data transfer from the PWM1 register to the PWM1 latch. If bit 7 is "0", the transfer has been completed, if bit 7 is "1", the transfer has not yet begun.

(4) 14-bit PWM operation

The timing diagram of the 14-bit PWM1 is shown in Figure 15. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length N times τ is output every short area of $t=256\tau=64\mu\text{s}$ as determined by data N of the higher 8 bits. (Refer to PWM output ② in the lower part of Figure 15.)

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ . As a result, the short-area period $t(=64\mu\text{s})$, approx. 15.6kHz) becomes an approximately repetitive period.

(5) Output after reset

At reset the output of port $P5_7$ is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

Table 2. Relation between the 6 lower-order bits of data and the space set by the ADD bit

6 lower-order bits of data	Area longer by τ than that of other $t_m(m=0\sim 63)$
0 0 0 0 0 0 ^{LSB}	Nothing
0 0 0 0 0 1	$m=32$
0 0 0 0 1 0	$m=16, 48$
0 0 0 1 0 0	$m=8, 24, 40, 56$
0 0 1 0 0 0	$m=4, 12, 20, 28, 36, 44, 52, 60$
0 1 0 0 0 0	$m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62$
1 0 0 0 0 0	$m=1, 3, 5, 7, \dots, 57, 59, 61, 63$




Fig.14 Block diagram of PWM circuit




Fig.15 14-bit PWM timing diagram

V pulse and Y pulse generator

Pin 5₄ operates as the VPLS pin to output the V pulse and pin 5₃ operates as the T pin to which the trigger clock is input. These pins can be used as the V pulse output by setting bit 5 of the V pulse register (00DD₁₆) to "1". Pin P5₆ operates as the YPLS pin which outputs the Y pulse. It can be used as the Y pulse (VPF signal) output by setting bit 6 of the V pulse register to "1". Figure 17 shows the block diagram of the V pulse, Y pulse generator. Figure 18 shows the timing chart of the V pulse and Y pulse.

At the falling or rising edge of T, the VPP counter starts. By the overflow signal of the VPP counter, VPLS goes "H". By the overflow signal of VPP counter, the VPN counter starts. By the overflow signal of the VPN counter, VPLS goes "L". When the VPP counter or the VPN counter is counting, bit 4 of the V pulse register is "1".

The preset value of the VPP counter can be set by the 9-bit register with bit 1 of the V pulse register being the most significant bit and the V pulse preset value P (00DB₁₆) being the low-order eight bits. The preset value of the VPN counter can be set by the 9-bit register with bit 0 of the V pulse register being the least significant bit and the V pulse preset value N (00DB₁₆) being the low-order eight bits.

Note that values of bits 0 and 1 of the V pulse register are the current counting values in the VPP counter and the VPN counter, not the preset values of the counters.




Fig.16 Structure of V pulse register




Fig.17 Block diagram of V pulse and Y pulse generator




Fig.18 Timing chart of the V pulse and Y pulse

Edge sense input

Ports P5₀~P5₃ are the input ports having the edge sense function. To use these ports as edge sense inputs, read data from address 00ED₁₆. Address 00ED₁₆ has a latch. P5₀~P5₂ are set to "1" when the input changes from "H" to "L". P5₃ is set to "1" when the input changes from "H" to "L" and from "L" to "H". For the input pulse width, seven or more clock cycles are necessary. This latch is cleared by writing "0" at address 00ED₁₆ by the LDM or CLB instruction. When data is read from address 00ED₁₆, the high-order four bits are always "0's". At reset, the content of this latch is "0". When a read operation is performed from address 00EC₁₆, the normal level sense input will result.

External trigger output

Pin P5₅ operates as the pin Q which outputs the external trigger signal. Pin P5₃ operates as the pin T which inputs the trigger clock. By setting bit 5 of the special function selection register (address 00F6₁₆) to "1", these pins can be used as the external trigger outputs.

In the external trigger mode, every time the falling edge and rising edge of T are detected, the contents of P5₅ port output latch and the P5₅ direction register latch are output from the port. Depending on the combination of the port output latch and the directional register latch, the output to port P5₅ becomes as shown in Table 3. At reset, the content of this bit is "0".

Table 3. External trigger output

	output latch	0	1
directional register	0	high-impedance	high-impedance
	1	L	H

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.19 Block diagram of edge sense input




Fig.20 Block diagram of external trigger output

WATCHDOG TIMER

The watchdog timer provides the means to return to a reset condition when a program runs wild and the program will not run the normal loops.

The watchdog timer (address 00F4₁₆) is a 15-bit counter. The watchdog timer counts 1/16th the output frequency of the oscillator. The watchdog timer is set to 7FFF₁₆ when a reset is accomplished a write operation has been made to it. As well as any of the instructions that generate a write signal, such as STA, LDM, and CLB, can be used to write data to the watchdog timer. An output of the most significant bits of the watchdog timer is input to the reset circuit. When 262144 clock cycles have been counted, the most significant bit becomes "0" and reset is carried out. When reset is carried out, the watchdog timer is set to 7FFF₁₆ and reset is released. The program then begins again from reset vector address. Normally, the program is written so that a writing operation is made to the watchdog timer prior to the most significant bit's becoming "0"

Since execution of the STP instruction causes both the clock and the watchdog timer to stop, an option is offered where the STP instruction can be disabled.

RESET CIRCUIT

The M37420M6-XXXSP is reset according to the sequence shown in Figure 21. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than 2 μ s while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 22.

An example of the reset circuit is shown in Figure 23. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of X_{IN}-X_{OUT} becomes stable.




Fig. 21 Timing diagram at reset

M37420M4-XXXSP
M37420M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	address	
(1) D-A conversion register 1	(D9 ₁₆)	00 ₁₆
(2) D-A conversion register 2	(DA ₁₆)	00 ₁₆
(3) Port P0 directional register	(E1 ₁₆)	00 ₁₆
(4) Port P1 directional register	(E3 ₁₆)	00 ₁₆
(5) Port P2 directional register	(E5 ₁₆)	00 ₁₆
(6) Port P3 directional register	(E9 ₁₆)	00 ₁₆
(7) Port P4 directional register	(EB ₁₆)	00 ₁₆
(8) Port P5 latch/directional register	(ED ₁₆)	00 ₁₆
(9) Port P6 directional register	(EF ₁₆)	00 ₁₆
(10) A-D control register	(F3 ₁₆)	0 0
(11) Watchdog timer	(F4 ₁₆)	7FFF ₁₆
(12) Serial I/O mode register	(F5 ₁₆)	0 0 0 0 0 0 0 0
(13) Special function selection register	(F6 ₁₆)	0 0 0 0 0
(14) Prescaler X	(FC ₁₆)	FF ₁₆
(15) Timer X	(FD ₁₆)	01 ₁₆
(16) Interrupt control register	(FE ₁₆)	00 ₁₆
(17) Timer control register	(FF ₁₆)	00 ₁₆
(18) Interrupt disable flag on processor status register	(PS)	1
(19) Program counter	(PC _H)	Contents of address FFFF ₁₆
	(PC _L)	Contents of address FFFE ₁₆

Note 1 : Port P6 is the high-impedance state during reset
After return from reset, it is "FF₁₆".

Fig.22 Internal state of microcomputer at reset




Fig.23 Example of reset circuit

I/O PORTS

- (1) Port P0
 Port P0 is an 8-bit I/O port with N-channel open drain output.
 As shown in the memory map (Figure 2), port P0 can be accessed at zero page memory address 00E0₁₆. Port P0 has a directional register (address 00E1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.
- (2) Port P1
 Port P1 is a 6-bit I/O port and has the same function as Port P0.
- (3) Port P2
 Port P2 has the same function as Port P0, but it has CMOS output.
- (4) Port P3
 Port P3 has the same function as port P0. Port P3 can also be used as serial I/O, INT₁, INT₂ and I/O pins for timer X.
- (5) Port P4
 Port P4 is a 4-bit I/O port and has the same function as port P0. But P4₇ through P4₄ can also be used as analog input pins AN₇ through AN₄.
- (6) Port P5
 Port P5₃~P5₀ is an input port and can also be used as edge sense inputs. In such a case, reading is begun from 00ED₁₆.
 When port P5 is used as level sense input, read the contents of the address 00EC₁₆.
 P5₇~P5₄ have the same function as port P0 except that they are I/O ports and double-functioning. The PWM output pin operates as P5₇, the Y pulse output pin as P5₆, and the V pulse output pin as P5₄. These ports are used by selecting the function through the special function selection register and the V pulse register. For details, see the descriptions of the PWM and the V pulse, Y pulse generator. The external trigger output pin operates as P5₅. The external trigger output mode can be selected by setting bit 2 of the special function select register to "1". At reset, all of P5₇~P5₄ are in the state where the normal I/O port function is selected. The output is the CMOS output.
- (7) Port P6
 Port P6 is a 4-bit I/O port and has the same function as P0 except that P6₀ and P6₁ can be used as D-A output pin.




Fig.24 Block diagram of ports P0~P6

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 27.

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleared when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 25.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 26.

X_{IN} is the input, and X_{OUT} is open.




Fig.25 External ceramic resonator circuit




Fig.26 External clock input circuit




Fig.27 Block diagram of the clock generating circuit

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is $1/(n+1)$.
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Since the comparator consists of the capacitive coupled configuration, $f(X_{IN})$ is needed larger than 1MHz during A-D conversion. And during A-D conversion, don't use STP or WIT instruction.
- (7) Values of bits 0 and 1 of the V pulse register are the current counting values in the VPP counter and the VPN counter, not the preset values.

Therefore, if the read values of bits 0 and 1 are written as they are when other bits in the V pulse register is to be set, the preset values may be changed.

This must be kept in mind before executing the SEB or CLB instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets

Write the following option on the mask ROM confirmation form

- STP instruction option
- Reset option for watchdog timer

M37420M4-XXXSP

M37420M6-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS} Output transistors cut-off	-0.3~7	V
V_I	Input voltage X_{IN}		-0.3~7	V
V_I	Input voltage $P2_0\sim P2_7, P4_2\sim P4_7, P5_4\sim P5_7, P6_0\sim P6_3$		-0.3~ $V_{CC}+0.3$	V
V_I	Input voltage $P0_0\sim P0_7, P1_0\sim P1_5, P3_0\sim P3_7, P4_0, P4_1, P5_0\sim P5_7$		-0.3~13	V
V_I	Input voltage $CNV_{SS}, RESET$		-0.3~13	V
V_O	Output voltage $P2_0\sim P2_7, P4_2\sim P4_7, P5_4\sim P5_7, P6_0\sim P6_3$		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage $P0_0\sim P0_7, P1_0\sim P1_5, P3_0\sim P3_7$		-0.3~13	V
P_d	Power dissipation	$T_a=25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		-10~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-40~125	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=5V\pm 10\%$, $T_a=-10\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage		0		V
V_{REF}	Reference voltage	4		V_{CC}	V
V_{IH}	"H" input voltage $P0_0\sim P0_7, P1_0\sim P1_5, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7, P5_0\sim P5_7, RESET, X_{IN}, P6_0\sim P6_3$	$0.8V_{CC}$		V_{CC}	V
V_{IL}	"L" input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7, P5_0\sim P5_7, CNV_{SS}, P6_0\sim P6_3$	0		$0.2V_{CC}$	V
V_{IL}	"L" input voltage RESET	0		$0.12V_{CC}$	V
V_{IL}	"L" input voltage X_{IN}	0		$0.16V_{CC}$	V
$I_{OL(peak)}$	"L" peak output current $P0_0\sim P0_7, P1_0\sim P1_5, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7$ (Note 2)			10	mA
$I_{OL(peak)}$	"L" peak output current $P6_0\sim P6_3$ (Note 2)			10	mA
$I_{OL(avg)}$	"L" average output current $P0_0\sim P0_7, P1_0\sim P1_5, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7$ (Note 1)			5	mA
$I_{OL(avg)}$	"L" average output current $P6_0\sim P6_3$ (Note 1)			5	mA
$I_{OH(peak)}$	"H" peak output current $P2_0\sim P2_7, P5_4\sim P5_7, P6_0\sim P6_3$ (Note 2)			-10	mA
$I_{OH(avg)}$	"H" average output current $P2_0\sim P2_7, P5_4\sim P5_7, P6_0\sim P6_3$ (Note 1)			-5	mA
$f(X_{IN})$	Internal clock oscillating frequency			8	MHz

Note 1 : Average output current $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average value of a period of 100ms

Note 2 : Total of "L" output current I_{OL} of ports $P0, P1, P2, P3, P4, P6$, and PWM is 80mA max
Total of "H" output current I_{OH} of port $P2$ is 50mA max

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-10\sim 70^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	"H" output voltage P ₂₀ ~P ₂₇ , P ₅₄ ~P ₅₇ , P ₆₀ ~P ₆₃	$I_{OH}=-10mA$	3			V
V_{OL}	"L" output voltage P ₀₀ ~P ₀₇ , P ₁₀ ~P ₁₅ , P ₂₀ ~P ₂₇ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₇ , P ₅₄ ~P ₅₇ , P ₆₀ ~P ₆₃	$I_{OL}=10mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis P ₃₀ , P ₃₁	When used as INT input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P ₃₆	When used as CLK ₂ input	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P ₃₃	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis P ₅₃	When used as T input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I_{IL}	"L" input current P ₀₀ ~P ₀₇ , P ₁₀ ~P ₁₅ , P ₂₀ ~P ₂₇ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₇ , P ₅₀ ~P ₅₇ , P ₆₀ ~P ₆₃ , PWM	$V_i=0V$			-5	μA
I_{IL}	"L" input current RESET, X _{IN}	$V_i=0V$			-5	μA
I_{IH}	"H" input current P ₀₀ ~P ₀₇ , P ₁₀ ~P ₁₅ , P ₃₀ ~P ₃₇ , P ₅₀ ~P ₅₃	$V_i=12V$			12	μA
I_{IH}	"H" input current RESET, X _{IN} , P ₂₀ ~P ₂₇ , P ₄₄ ~P ₄₇ , P ₅₄ ~P ₅₇ , P ₆₀ ~P ₆₃	$V_i=5V$			5	μA
V_{RAM}	RAM retention voltage	At clock stop	2			V
I_{CC}	Supply current	ϕ , X _{OUT} , and D-A pins opened, other pins at V_{SS} , and A-D converter in the finished condition $f(X_{IN})=8MHz$ Square wave		3	6	mA

A-D CONVERTER CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-10\sim 70^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			± 3	LSB
R_{LADDER}	Ladder resistance value	$V_{REF}=V_{CC}$	2		10	k Ω
t_{CONV}	Conversion time				25	μs
V_{IA}	Analog input voltage		0		V_{CC}	V

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-10\sim 70^\circ C$, $f(X_{IN})=8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Error in full scale range	$V_{REF}=V_{CC}$			± 2	%
t_{SU}	Setup time	$V_{REF}=V_{CC}$			3	μs
R_O	Output resistance	$V_{REF}=V_{CC}$	1	2	4	k Ω