M37421M6-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37421M6-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M37421M6-XXXSP and the M37421M6-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

FEATURES

- Number of basic instructions 69
- Memory size ROM ..... 12288 bytes
  RAM ..... 320 bytes
- Instruction execution time
  ..... 0.95μs (minimum instructions, at 4.2MHz frequency)
- Single power supply ..... 5V±10%
- Power dissipation
  normal operation mode, at 4.2MHz frequency ··· 30mW
  low speed operation mode,
  at 32kHz frequency for clock function 0.3mW
- Subroutine nesting ..... 64 levels (Max.)
- Interrupt ..... 7 types, 5 vectors
- 8-bit timer ..... 3 (2 when used as serial I/O)
- Programmable I/O ports (Ports P2, P3, P6) 22
- Input ports (Ports $P5_2$~$P5_7$) 6
- High-voltage output ports
  (Ports P0, P1, P4, $P5_0$, $P5_1$) 26
- Serial I/O (8-bit) 1
- PWM function ..... 14-bit×1
  6-bit×2
- Two clock generator circuits (One is for main clock, the other is for clock function)
- Comparator 1
- Generating function for clock input of EAROM

APPLICATION

Office automation equipment
VCR, Tuner, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



Outline 64P4B



Outline 72P6

NC : No connection

M37421M6-XXXSP BLOCK DIAGRAM



FUNCTIONS OF M37421M6-XXXSP

Parameter			Functions
Number of basic instructions			69
Instruction execution time			0.95μs (minimum instructions, at 4.2MHz frequency)
Clock frequency			4.2MHz
Memory size	ROM		12288 bytes
	RAM		320 bytes
Input/output ports	P0, P1, P4	Output	8-bitX3 (high-voltage P-channel open drain, V_{CC}−38V)
	P2, P3	I/O	8-bitX2 (P3 can partially be used as among serial I/O, clock input for timer 3 and normal I/O.)
	$P5_0$, $P5_1$	Output	2-bitX1 (high-voltage P-channel open drain, V_{CC}−38V)
	$P5_2$, $P5_3$	Input	2-bitX1 (can be used as an input for either INT_2 or INT_1.)
	$P5_4$~$P5_7$	Input	4-bitX1
	P6	I/O	6-bitX1 (can be used as T_1 output or PWM output)
Serial I/O			8-bitX1
Timers			8-bit timerX3 (X2, when used as serial I/O)
Subroutine nesting			64 levels (max)
Interrupt			Two external interrupts, three internal timer interrupts (or timerX2, serial I/OX1)
Clock generating circuit			Two built-in circuits (externally connected ceramic or quartz crystal oscillator)
Supply voltage (Note)			2.7~5.5V
Power dissipation	at high-speed operation		30mW (clock frequency X_{IN}=4.2MHz)
	at low-speed operation		0.3mW (clock frequency X_{CIN}=32kHz)
	at stop mode		5μW (when clock is stopped)
Input/Output characteristics	Input/Output voltage		12V (input/output P2, P3, $P5_2$, $P5_3$ except $P3_3$)
			V_{CC}−38V (P0, P1, P4, $P5_0$, $P5_1$)
			−0.3V~V_{CC}+0.3V (input/output $P3_3$ and P6)
	Output current		10mA (P2, P3 N-channel open drain)
			−18mA (P0, P1 high-voltage P-Channel open drain)
			−12mA (P4, $P5_0$, $P5_1$ high-voltage P-Channel open drain)
			0.5~−0.5mA (P6 CMOS tri-states)
Operating temperature range			−10~70℃
Device structure			CMOS silicon gate process
Package	M37421M6-XXXSP		64-pin shrink plastic molded DIP
	M37421M6-XXXFP		72-pin plastic molded QFP

Note : At f(X_{IN})=4.2MHz and f(X_{CIN})=32kHz, selection of internal clock ϕ is guaranteed the following supply voltage
f(X_{IN})=4.2MHz (ϕ=2.1MHz) : Vcc =4.5~5.5V
f(X_{CIN})=32kHz (ϕ=16kHz) : Vcc =2.7~5.5V

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V_{CC}, V_{SS}	Supply voltage		Power supply inputs 4.5~5.5V at f(X_{IN})=4.2MHz and 2.7~5.5V below f(X_{CIN})=32kHz to V_{CC}, and 0V to V_{SS}
CNV_{SS}	CNV_{SS}		This is usually connected to V_{SS}
V_P	Pull-down supply	Input	Pull down supply for the pull-down resistor of ports P0, P1, P4, $P5_0$ and $P5_1$
$\overline{RESET}$	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V_{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X_{IN}	Clock input	Input	This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open
X_{OUT}	Clock output	Output	
ϕ	Timing output	Output	This is the timing output pin ϕ=2MHz (when X_{IN}=4MHz)
X_{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{CIN} and X_{COUT} pins If an external clock is used, the clock source should be connected to the X_{CIN} pin and the X_{COUT} pin should be left open This clock can be used as a program controlled the system clock
X_{COUT}	Clock output for clock function	Output	
$P0_0$~$P0_7$	Output port P0	Output	Port P0 is an 8-bit output port Output structure is high-voltage P-channel open drain A pull-down resistor is built in between the V_P pin and this port At reset, this port is set to a "L" level
$P1_0$~$P1_7$	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0
$P2_0$~$P2_7$	I/O port P2	I/O	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode The output structure is N-channel open drain
$P3_0$~$P3_7$	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P2 When serial I/O is used, $P3_7$, $P3_6$, $P3_5$, and $P3_4$ work as $\overline{S_{RDY}}$, CLK, S_{OUT}, and S_{IN} pins, respectively $P3_3$ works as an analog input for comparator, and $P3_2$ works as a clock input for timer 3
$P4_0$~$P4_7$	Output port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P0
$P5_0$, $P5_1$	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0
$P5_2/INT_2$, $P5_3/INT_1$	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs
$P5_4$~$P5_7$		Input	Bit 4~7 of port P5 are 4-bit input port
$P6_0$~$P6_7$	I/O port P6	I/O	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS tri-state output $P6_0$, $P6_1$, $P6_2$, $P6_3$ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The M37421 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used

The STP instruction can be used.

MEMORY

• Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• RAM

RAM is used for data storage as well as a stack area.

• ROM

ROM is used for storing user programs as well as the interrupt vector area.

• Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.



Fig.1 Memory map

$00E0_{16}$	Port P0	$00F0_{16}$	PWM1-H register
$00E1_{16}$		$00F1_{16}$	PWM1-L register
$00E2_{16}$	Port P1	$00F2_{16}$	PWM2 register
$00E3_{16}$		$00F3_{16}$	PWM3 register
$00E4_{16}$	Port P2	$00F4_{16}$	
$00E5_{16}$	Port P2 directional register	$00F5_{16}$	PWM output mode register
$00E6_{16}$		$00F6_{16}$	Serial I/O mode register
$00E7_{16}$		$00F7_{16}$	Serial I/O register
$00E8_{16}$	Port P3	$00F8_{16}$	
$00E9_{16}$	Port P3 directional register	$00F9_{16}$	Serial I/O register 2
$00EA_{16}$	Port P4	$00FA_{16}$	Timer 1
$00EB_{16}$		$00FB_{16}$	Comparator register
$00EC_{16}$	Port P5	$00FC_{16}$	Timer 2
$00ED_{16}$		$00FD_{16}$	Timer 3
$00EE_{16}$	Port P6	$00FE_{16}$	Interrupt control register
$00EF_{16}$	Port P6 directional register	$00FF_{16}$	Timer control register

Fig. 2 SFR (Special Function Register) memory map

INTERRUPT

The M37421M6-XXXSP can be interrupted from seven souces; INT_1, timer 3, timer 2, timer 1/serial I/O, or INT_2/BRK instruction.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 1 or from serial I/O. When bit 2 is "0" the interrupt is from timer 1, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag I is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

(1) When the level of pins INT_1 and INT_2 change.
(2) When the contents of timer 3, timer 2, timer 1 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but cannot be set by the progream. However, the interrupt enable bit can be set and reset by the program.

Table 1. Interrupt vector address and priority

Interrupt	Priority	Vector address
$\overline{RESET}$	1	$FFFF_{16}$, $FFFE_{16}$
INT_1	2	$FFFD_{16}$, $FFFC_{16}$
Timer 3	3	$FFFB_{16}$, $FFFA_{16}$
Timer 2	4	$FFF9_{16}$, $FFF8_{16}$
Timer 1 or serial I/O	5	$FFF7_{16}$, $FFF6_{16}$
INT_2(BRK)	6	$FFF5_{16}$, $FFF4_{16}$



Fig.3 Interrupt control

The change in level at which the INT pins generate a interrupt varies according to the content of bits 4 and 5 of the PWM output mode register (address $00F5_{16}$). When these bits are "0", the interrupt request is generated when INT changes from high-level to low-level. When these bits are "1", the interrupt request is generated when INT changes from low-level to high-level. Bits 4 (PM_4) and 5 (PM_5) correspond to INT_1 and INT_2 respectively.

Since the BRK instruction and the INT_2 interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if INT_2 generated the interrupt.

TIMER

The M37421M6-XXXSP has three timers; timer 1, timer 2, and timer 3. Since P3 (in serial I/O mode) and timer 1 use some of the same architecture, they cannot be used at the same time (see serial I/O section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address $00FF_{16}$), as shown in Figure 5.

A block diagram of timer 1 through 3 is shown in Figure 4.

All of the timers are down count timers and have 8-bit latchs. When a timer counter reaches "0", the contents of the reload latch are loaded into the timer at the next clock pulse. The division ratio of the timers is $1/(n+1)$, where n is the contents of the timer latch.

The timer interrupt request bit is set to "1" at the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see Interrupt section). The starting/stopping of timer 2 can be controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting and when bit 5 is "1", the timer stops. The count source of timer 3 can be controlled by bit 4 of the timer control register. If bit 4 (address $00FF_{16}$) is "1", the timer counts from the $P3_2$/CNTR pin.

When the STP instruction is executed, or after reset, the timer 2 and timer 3 latch are set to FF_{16} and 07_{16}, respectivery.

After a STP instruction is executed, timer 2, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 4 of the timer control register). This state is canceled if the timer 3 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 2 count stop bit) and bit 4 of the interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.



Fig.4 Structure of timer control register



Fig.5 Block diagram of timer 1, timer 2, timer 3

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6.

In the serial I/O mode the receive ready signal ($\overline{S_{RDY}}$), synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT}, S_{IN}) are used as $P3_7$, $P3_6$, $P3_5$, and $P3_4$, respectively. The serial I/O mode register (address $00F6_{16}$) is 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are [00] or [01], an external clock from $P3_6$ is selected. When these bits are [10], the overflow signal from timer 1, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are [11], timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", $P3_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from $P3_6$. If an external synchronous clock is selected, the clock is input to $P3_6$ and $P3_5$ will be a serial output and $P3_4$ will be a serial input. To use $P3_4$ as a serial input, set the directional register bit which corresponds to $P3_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 1. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin



Fig.6 Block diagram of serial I/O

(bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M37421M6-XXXSP is ready to receive the external serial data. When "H" level is input to CLK pin and the dummy data is written to serial I/O register 2, the output of S_{OUT} becomes "H" before/after the data transmission. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to $P3_5$. During the rising edge of this clock, data can be input from $P3_4$ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M37421M6-XXXSPs is shown in Figure 8.



Fig.7 Serial I/O timing



Fig.8 Example of serial I/O connection

PWM OUTPUT CIRCUIT

(1) Introduction

The M37421M6-XXXSP is equipped with one 14-bit PWM and two 6-bit PWMs. The 14-bit resolution gives PWM1 the minimum resolution bit width of 500ns (for X_{IN}=4MHz) and a repeat period of 8192μs. PWM2 and PWM3 have the same circuit configuration. PWM2 and PWM3 have a 6-bit resolution with minimum resolution bit width of 16μs and repeat period of 1024μs. The accuracy and operation guarantee range is Vcc = 4.5 ~5.5V regardless of the input frequency.

Block diagram of the PWM is shown in Figure 9.

The PWM timing generator section applies individual control signals to PWM 1~3, using clock input X_{IN} divided by 2 as a reference signal.

(2) Data setting

The output pins PWM1, PWM2 and PWM3 are in common with pins $P6_1$, $P6_2$ and $P6_3$ of port P6 (i.e. for PWM output, PM1~PM3 of the PWM control register and the P6 directional register $D6_1$~$D6_3$ should be set). When PWM1 is used for output, first set the higher 8-bit of the PWM1-H register (address $00F0_{16}$), then the lower 6-bit of the PWM1-L register (address $00F1_{16}$). When either PWM2 or PWM3 is used for output, set the 6-bit in the PWM2 (address $00F2_{16}$) or PWM3 (address $00F3_{16}$) register, respectively. Note that the higher 2 bits of these 8-bit registers are ignored when used 6-bit register.

(3) Transferring data from registers to latches

The data written to the PWM registers is transferred to the PWM latches at the repetition of the PWM period. The signals output to the PWM pins correspond to the contents of these latches. When data at addresses $00F0_{16}$ ~ $00F3_{16}$ is read, data in these latches has already been read allowing the data output by the PWM to be confirmed. When the 6-bit latch is being read, the upper 2 bits of the register becomes undefined. However, bit 7 of the PWM1-L register indicated the completion of the data transfer from the PWM1 register to the PWM1 latch. If bit 7 is "0", the transfer has been completed, if bit 7 is "1", the transfer has not yet begun.

(4) Operation of the 6-bit PWMs

The timing diagram of the two 6-bit PWMs (PWM2 and PWM3) is shown in Figure 10. One period (T) is composed of 64 (2^6) segments.

There are six different pulse types configured from bits 0~5 representing the significance of each bit. These are output within one period in the circuit internal section. Refer to Figure 10(a).

Six different pulses can be output from the PWM. These can be selected by bits 0 through 5. Depending on the content of the 6-bit PWM latch, pulses from 5~0 is selected. The PWM output is the difference of the sum of each of these pulses. Several examples are shown in Figure 10(b). Changes in the contents of the PWM latch allows the selection of 64 lengths of high-level area outputs varying from 0/64 to 63/64. An length of entirely high-level output cannot be output, i.e. 64/64.

(5) 14-bit PWM operation

The timing diagram of the 14-bit PWM1 is shown in Figure 11. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length N times τ is output every short area of t=256× τ =128μs as determined by data N of the higher 8 bits. (Refer to PWM output ② in the lower part of Figure 11.)

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ. As a result, the short-area period t(=128μs, approx. 7.8kHz) becomes an approximately repetitive period.

(6) Output after reset

At reset the output of port P6 is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

Table 2. Relation between the 6 lower-order bits of data and the space set by the ADD bit

6 lower-order bits of data (LSB)	Area longer by τ than that of other t_m(m = 0 ~63)
0 0 0 0 0 0	Nothing
0 0 0 0 0 1	m=32
0 0 0 0 1 0	m=16, 48
0 0 0 1 0 0	m=8, 24, 40, 56
0 0 1 0 0 0	m=4, 12, 20, 28, 36, 44, 52, 60
0 1 0 0 0 0	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
1 0 0 0 0 0	m=1, 3, 5, 7, ····· 57, 59, 61, 63



Fig.9 Bloock diagram of the PWM circuit



Fig.10 6-bit PWM timing diagram



Fig.11 14-bit PWM timing diagram



Fig.12 Structure of PWM output mode register



Fig.13 Structure of serial I/O mode register

PORT $P6_0$/TIMER 1 OUTPUT

Bit 0 of port P6 outputs 1/2 the frequency of timer 1 when $00F6_{16}$ bit 4 of the serial I/O mode register (address $00F6_{16}$) is changed. The output switching can be accomplished with either of two procedures, synchronous mode or asynchronous mode, depending on the setting of bit 5 (SM_5) of the serial I/O mode register.

When SM_5 is set to "0" the synchronous mode is set. In such a case, after SM_4 has been changed, synchronization is set to the 1/2 frequency of timer 1 and switching between the port latch and timer takes place. It is possible to ascertain whether switching actually occurred by reading the value of bit 6 (PM_6) of the PWM output mode register.

From the time that the contents of SM_4 was changed to the point where switching completes, the contents of neither SM_4 nor $P6_0$ may be changed. Use of the synchronous mode prevents the generation of a pulse shorter than the timer output during swiching. Figure 14 (a) gives an example of timing in the synchronous mode. Use of the synchronous mode allows generation of an EAROM clock input signal through the use of a simple program.

When SM_5 is set to "1", the asynchronous mode is set. In this case, the output switching occurs directly after SM_4 has been changed. Figure 14 (b) gives an example of timing in the asynchronous mode.



Fig.14 $P6_0$/T switching timing diagram

COMPARATOR CIRCUIT

The comparator circuit is shown in Figure 15. The comparator circuit consists of the switch tree, ladder resistor, comparator, comparator control circuit, comparator register (address $00FB_{16}$), and analog signal input pin ($P3_3/AN_{IN}$). The analog input pin is common with the digital input/output terminal to the data bus.

The 5-bit comparator register can generate $1/16V_{CC}$-step internal analog voltage, based on the settings of bits 0 to 3. Table 3 gives the relation between the descriptions of comparator register bits 0 to 3 and the generated internal anolog voltage. The comparator result of the analog input voltage and the internal analog voltage is stored in the comparator register, bit 4.

The data is compared by setting the directional register corresponding to board $P3_3$ to "0" (board $P3_3$ enters the input mode), to allow board $P3_3/AN_{IN}$ to be used as the analog input pin. The digital value corresponding to the internal analog voltage to be compared is then written in the comparision register (address $00FB_{16}$), bits 0 to 3. The voltage comparision starts as soon as the writing is completed. 4-cycle (required for comparating) later, the result of comparision is stored in the comparator register, bit 4. Bit 4 is "1" when analog input voltage > internal analog voltage and "0" when analog input voltage < internal analog voltage.

When voltage is compared to by setting bits 0 to 3 of the comparator register "0", bit 4 of the comparator register becomes "1" regardless of the analog input voltage.

Table 3. Relationship between the contents of comparator register and internal voltage

Comparator register				Internal analog voltage
bit 3	bit 2	bit 1	bit 0	
0	0	0	1	$1/16V_{CC}-1/32V_{CC}$
0	0	1	0	$2/16V_{CC}-1/32V_{CC}$
0	0	1	1	$3/16V_{CC}-1/32V_{CC}$
0	1	0	0	$4/16V_{CC}-1/32V_{CC}$
0	1	0	1	$5/16V_{CC}-1/32V_{CC}$
0	1	1	0	$6/16V_{CC}-1/32V_{CC}$
0	1	1	1	$7/16V_{CC}-1/32V_{CC}$
1	0	0	0	$8/16V_{CC}-1/32V_{CC}$
1	0	0	1	$9/16V_{CC}-1/32V_{CC}$
1	0	1	0	$10/16V_{CC}-1/32V_{CC}$
1	0	1	1	$11/16V_{CC}-1/32V_{CC}$
1	1	0	0	$12/16V_{CC}-1/32V_{CC}$
1	1	0	1	$13/16V_{CC}-1/32V_{CC}$
1	1	1	0	$14/16V_{CC}-1/32V_{CC}$
1	1	1	1	$15/16V_{CC}-1/32V_{CC}$



Fig.15 Comparator Circuit

MITSUBISHI ELECTRIC

RESET CIRCUIT

For the reset sequence of the M37421M6-XXXSP, one of the two modes can be selected by mask option: the normal operation start mode which executes reset by normal operation ($f(X_{IN})$ = 4.2MHz) and the low-speed operation start mode which executes reset by low-speed operation ($f(X_{CIN})$ = 32 kHz).

In the normal operation start mode, the supply voltage is 4.5～5.5 V and when the $\overline{RESET}$ pin is held at "L" for 2 μs or more and returned to "H", reset is cleared according to the sequence shown in Figure 18. Both X_{IN} clock and X_{CIN} clock start oscillating. To generate the time of waiting for stabilization of X_{IN} clock oscillation, timer 2 and timer 3 are connected and the resulting signal divided by 16 is counted 2048 times to clear the internal reset state. Then, the program starts from the address with the contents of address $FFFF_{16}$ being the higher address and the contents of address $FFFE_{16}$ being the lower address.

In the low-speed operation start mode, the supply voltage is 2.7～5.5 V and when the $\overline{RESET}$ pin is held at "L" for 2μs or more and returned to "H", reset is cleared according to the sequence shown in Figure 19. At this time, X_{IN} clock does not start oscillating. To generate the time of waiting for stabilization of X_{CIN} clock oscillation, timer 2 and timer 3 are connected and X_{CIN} is counted 2048 times to clear the internal reset state. Then, the program starts from the address with the contents of address $FFFF_{16}$ being the higher address and the contents of address $FFFE_{16}$ being the lower address. If X_{CIN} clock is stable, the wait time is about 62.5ms ($f(X_{CIN})$ = 32.768 kHz). However, immediately after power-on, the time required to start oscillation depends on the characteristic of the oscillator.

The internal initializations following reset are shown in Figure 16. An example of the reset circuit is shown in Figure 17. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V at the normal operation start mode, and below 0.5V until the supply voltage surpasses 2.7V at the low-speed operation start mode. When selecting the ϕ output to stop, the output of ϕ pin becomes "H" level from "L" level at internal reset clear.

		address	
(1) Port P0 register	(P0)	($E0_{16}$)	00_{16}
(2) Port P1 register	(P1)	($E2_{16}$)	00_{16}
(3) Port P2 directional register	(D2)	($E5_{16}$)	00_{16}
(4) Port P3 directional register	(D3)	($E9_{16}$)	00_{16}
(5) Port P4 register	(P4)	(EA_{16})	00_{16}
(6) Port P5 register	(P5)	(EC_{16})	00
(7) Port P6 directional register	(D6)	(EF_{16})	00_{16}
(8) PWM output mode register	(PM)	($E5_{16}$)	0 0 0 0 0 0 0
(9) Serial I/O mode register	(SM)	($E6_{16}$)	0 0 0 0 0 0 0 0 (normal operation start mode)
			1 1 0 0 0 0 0 0 (low-speed operation start mode)
(10) Comparator register	(CR)	(FB_{16})	0 0 0 0
(11) Timer 2	(T2)	(FC_{16})	FF_{16}
(12) Timer 3	(T3)	(FD_{16})	07_{16}
(13) Interrupt control register	(IM)	(FE_{16})	00_{16}
(14) Timer control register	(TM)	(FF_{16})	00_{16}
(15) Processor status register (only the interrupt disable flag is set)		(PS)	1
(16) Program counter		(PC_H)	Contents of address $FFFF_{16}$
		(PC_L)	Contents of address $FFFF_{16}$

Since the contens of both registers other than those listed above (including timer 1 and the serial I/O registers) and the RAM are undefined at reset, it is necessary to set intial values

Fig. 16 Internal state of microcomputer at reset



Fig.17 Example of reset circuit



Fig.18 Reset sequence at normal operation start mode



Fig.19 Reset sequence at low-speed operation start mode

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with high-breakdown voltage P-channel open drain outputs featuring a breakdown voltage of V_{CC}-38V. Each pin contains a pull-down resistor making V_P a negative power source. As shown in the memory map in Figure 1, port P0 is used on the zero page at address $00E0_{16}$ in memory.

(2) Port P1

Port P1 has the same functions as port P0.

(3) Port P2

Port P2 is an 8-bit I/O port with N-channel open drain outputs. As shown in Figure 1, port P2 is used at address $00E4_{16}$ in the memory.

Port P2 has a data direction register (address $00E5_{16}$ on zero page) and programming can be undertaken for an individual bit to use the port for input or output. The pins where the data direction register is programmed to "1" are for output and those where the register is programmed to "0" are for input.

The data written into the pin programmed as an output pin are written into the port latch and supplied directly to the output pin. When reading the data from a pin programmed as an output pin, it is not the output pin contents which are read but the port latch contents. Consequently, since an LED or other similar part is driven directly, the value output previously can be read correctly even if the low-level output voltage goes high. The pin programmed as an input pin remains floating, so external signals can be read. When data is written, it is written into the port latch only and the pin remains floating.

(4) Port P3

Apart from the fact that part of the pins are also used as serial input/output pins, analog input pin and timer 3 clock input pin, its functions are the same as those of port P2.

(5) Port P4

Port P4 has the same functions as port P0.

(6) Port P5

Bits 0 and 1 of port P5 have the same functions as port P4.

Bits 2 and 3 are exclusively used as inputs for mutual use as interrupt inputs. These pins feature hysteresis characteristics. These pins can also be used for fetching inputs even when being used as interrupt inputs.

The interrupt request bits (bit 7 and 1 of address $00FE_{16}$ = INT_1 and INT_2, respectively) are set to "1" when the inputs of ports $P5_3$ (INT_1) and $P5_2$ (INT_2) change. Depending on the contents of bits 4 and 5 of the PWM output mode register PM (address $00F5_{16}$), either a raising-edge interrupt or a falling-edge interrupt may be selected as the interrupt source. (Refer to Figure 12.)

Since interrupt input and normal input ports are used together in the M37421M6-XXXSP, unwanted noise may mistakenly cause interrupts. This problem can be overcome by programming.

When changing either bit 4 (PM_4) or bit 5 (PM_5) of the PWM output mode register, it is necessary for the interrupt request enable bit (either bit 6 or 0 of address $00FE_{16}$) to be set to the interrupt disable condition ("0"). If this is not done, an interrupt will be generated when either PM_4 or PM_5 is changed.

Bits 4 through 7 of port P5 is a 4-bit input port.

(7) Port P6

Port P6 is a 6-bit I/O port having the same functions as Port P2. The output is CMOS three-state. Bit 0 is used in common with the timer output. Bits 1~3 are used in common with PWMs 1~3.

A block diagram of ports P0 through P6 are shown in Figure 19.

(8) Clock ϕ output pin

The clock frequency, divided by two, is output (X_{IN}). However, in the low-speed mode 1/2 the clock frequency for timer (X_{CIN}) is output. $\overline{RESET}_{OUT}$ signal can be output by option.



Fig.20 Block diagram of port P0~P6 (single-chip mode) and output format of ϕ

CLOCK GENERATING CIRCUIT

The M37421M6-XXXSP has two internal clock generating circuits. Figure 23 shows a block diagram of the clock generating circuits. The internal ϕ after reset can be selected by option, the normal operation start mode and the low-speed operation start mode.

The frequency applied to the X_{IN} pin divided by two is used as the internal clock at the normal operation start mode. The frequency applied to the X_{CIN} pin divided by two is used as the internal clock at low-speed operation mode.

Both X_{IN} and X_{CIN} clocks start oscillation after reset at normal operation start mode. Bit 7 of serial I/O mode register (SM_7) can be used to switch the internal clock ϕ to 1/2 the frequency applied to the X_{CIN} pin. When using X_{CIN} clock pin is connected to Vss and leave the X_{OUT} pin open.

Only X_{CIN} clock starts oscillation after reset at low-speed operation start mode and starts by low-speed operation. Bit 6 of the serial I/O mode register (SM_6) must be set to "0" then bit 7 (SM_7) must be set to "0" to switch ϕ to the normal operation mode. However, the wait time until the oscillation stabilizes must be generated with a program at this case.

Figure 21 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 22.

The M37421M6-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 2 and timer 3 are forcibly connected and $\phi/4$ is selected as timer 2 input. When restarting oscillation, FF_{16} is automatically set in timer 2 and 07_{16} in timer 3 in order to enable the oscillator to stabilize. Before executing the STP instruction, the timer 2 count stop bit must be set to supply ("0"), timer 2 interrupt enable bit and timer 3 interrupt enable bit must be set to disable ("0"), and timer 3 interrupt request bit must be set to no request ("0").

Oscillation is restarted (release the stop mode) when INT_1, INT_2, or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the $\overline{RESET}$ pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it recieves an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock ($200\mu A$ or less at $f(X_{CIN})=32kHz$). X_{IN} clock oscillation is stopped when the bit 6 of serial I/O mode register (address $00F6_{16}$) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the $\overline{RESET}$ pin unit the oscillation stabilizes when resetting while the X_{IN} clock is stopped. Figure 24 shows the transition of states for the system clock.



Fig.21 Example ceramic resonator circuit



Fig.22 Example clock input circuit



Fig.23 Block diagram of clock denerating circuit



The above example assumes that signals of 4MHz and 32kHz are being applied to pins X_{IN} X_{CIN} respectively ϕ signifies the internal clock

Note 1 : Approximately 8ms of latency time are automatically generated upon release from the STP instruction due to the connbctions of timer 2 and 3

2 : Approximately 1sec of latency time exists after the release of the STP instruction.

3 : When the internal clock 1/8 frequency is connected as a timer count source, the count source becomes 2kHz

4 : Specify at mask ROM ordering

Fig.24 Transition of states for the system clock

≪An example of flow for system≫



MITSUBISHI ELECTRIC

PROGRAM NOTES

(1) The frequency ratio of the timer and the prescaler is 1/(n+1).

(2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.

(3) When $\phi/4$ or it divided by timer are used as clock for timer, the contents of the timer can be read at voluntary timing.
However, when an other clock (except above clocks) is input to timer, read the contents of timer either while the input of the timer is not changing or after timer count is stopped.

(4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.

(5) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

(1) mask ROM confirmation form

(2) mark specification form

(3) ROM data ..... EPROM 3 sets

Write the following option on the mask confirmation form

(1) ϕ output stop option

(2) Internal reset timing option

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}. Output transistors cut-off	−0.3∼7	V
V_P	Pull-down input voltage		V_{CC}−40∼V_{CC}+0.3	V
V_I	Input voltage, $P2_0$∼$P2_7$, $P3_0$∼$P3_2$, $P3_4$∼$P3_7$, CNV_{SS}, $P5_2/INT_2$, $P5_3/INT_1$		−0.3∼13	V
V_I	Input voltage, $\overline{RESET}$, X_{IN}, X_{CIN}		−0.3∼7	V
V_I	Input voltage, $P6_0$∼$P6_5$, $P3_3$		−0.3∼V_{CC}+0.3	V
V_I	Input voltage, $P5_4$∼$P5_7$		−0.3∼13	V
V_O	Output voltage, $P2_0$∼$P2_7$, $P3_0$∼$P3_2$, $P3_4$∼$P3_7$		−0.3∼13	V
V_O	Output voltage, $P6_0$∼$P6_5$, X_{OUT}, X_{COUT}, ϕ, $P3_3$		−0.3∼V_{CC}+0.3	V
V_O	Output voltage, $P0_0$∼$P0_7$, $P1_0$∼$P1_7$, $P4_0$∼$P4_7$, $P5_0$, $P5_1$		V_{CC}−40∼V_{CC}+0.3	V
Pd	Power dissipation	T_a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		−10∼70	℃
Tstg	Storage temperature		−40∼125	℃

Note 1 : 600mW for QFP types

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±10%, T_a=−10∼70℃, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage	f(X_{IN})=4.2MHz	4.5	5	5.5	V
		f(X_{CIN})=32kHz	2.7	5	5.5	V
V_P	Pull-down supply voltage		V_{CC}−38		V_{CC}	V
V_{SS}	Supply voltage			0		V
V_{IH}	"H" input voltage $P2_0$∼$P2_7$, $P3_0$∼$P3_7$, CNV_{SS}(Note 1) $P5_2/INT_2$, $P5_3/INT_1$, $P6_0$∼$P6_5$		0.75V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $\overline{RESET}$, X_{IN}, X_{CIN}		0.8V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $P5_4$∼$P5_7$		0.4V_{CC}		V_{CC}	V
V_{IL}	"L" input voltage $P2_0$∼$P2_7$, $P3_0$∼$P3_7$, CNV_{SS} $P5_2/INT_2$, $P5_3/INT_1$, $P6_0$∼$P6_5$		0		0.25V_{CC}	V
V_{IL}	"L" input voltage $\overline{RESET}$		0		0.12V_{CC}	V
V_{IL}	"L" input voltage X_{IN}, X_{CIN}		0		0.16V_{CC}	V
V_{IL}	"L" input voltage $P5_4$∼$P5_7$		0		0.12V_{CC}	V
$I_{OH(sum)}$	"H" sum output current $P0_0$∼$P0_7$, $P1_0$∼$P1_7$, $P4_0$∼$P4_7$ $P5_0$, $P5_1$				−120	mA
$I_{OH(sum)}$	"H" sum output current $P6_0$∼$P6_5$				−5	mA
$I_{OL(sum)}$	"L" sum output current $P2_0$∼$P2_7$, $P3_0$∼$P3_7$, $P6_0$∼$P6_5$				50	mA
$I_{OH(peak)}$	"H" peak output current $P0_0$∼$P0_4$				−40	mA
$I_{OH(peak)}$	"H" peak output current $P0_5$∼$P0_7$, $P1_0$∼$P1_7$				−30	mA
$I_{OH(peak)}$	"H" peak output current $P4_0$∼$P4_7$, $P5_0$, $P5_1$				−24	mA
$I_{OH(peak)}$	"H" peak output current $P6_0$∼$P6_5$				−3	mA
$I_{OL(peak)}$	"L" peak output current $P2_0$∼$P2_7$, $P3_0$∼$P3_7$				15	mA
$I_{OL(peak)}$	"L" peak output current $P6_0$∼$P6_5$				3	mA
$I_{OH(avg)}$	"H" average output current $P0_0$∼$P0_7$, $P1_0$∼$P1_7$				−18	mA
$I_{OH(avg)}$	"H" average output current $P4_0$∼$P4_7$, $P5_0$, $P5_1$				−12	mA
$I_{OH(avg)}$	"H" average output current $P6_0$∼$P6_5$				−1.5	mA
$I_{OL(avg)}$	"L" average output current $P2_0$∼$P2_7$, $P3_0$∼$P3_7$				10	mA
$I_{OL(avg)}$	"L" average output current $P6_0$∼$P6_5$				1.5	mA
$f_{(P3_2/CNTR)}$	Timer 3 counter clock input oscillation frequency (Note 2)	f(X_{IN})=4.2MHz			250	kHz
		f(X_{CIN})=32kHz			50	
f(X_{IN})	Clock input oscillating frequency (Note 2, 3, 5)				4.2	MHz
f(X_{CIN})	Clock oscillating frequency for clock function			32.768	50	kHz

Note 1 : High-level input voltage of up to +12V may be applied to permissible for ports $P2_0$∼$P2_7$, $P3_0$∼$P3_2$, $P3_4$∼$P3_7$, CNV_{SS}, $P5_2$ and $P5_3$
2 : Oscillation frequency is at 50% duty cycle
3 : When used in the low-speed mode, the timer clock input frequency should be f(X_{CIN}) < f(X_{IN})/3
4 : The average output current $I_{OL(avg)}$ and $I_{OH(avg)}$ are in period of 100ms
5 : When external clock input is used, the timer clock input frequency should be f(X_{CIN}) ≦ 50kHz

ELECTRICAL CHARACTERISTICS (V_{CC} = 5V±10%, V_{SS} = 0V, T_a = 25℃, f(X_{IN}) = 4MHz, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ.	Max	
V_{OH}	"H" output voltage $P6_0$~$P6_5$		I_{OH}=−0.5mA	V_{CC}−0.4			V
V_{OH}	"H" output voltage ϕ		I_{OH}=−2.5mA	V_{CC}−2			V
V_{OH}	"H" output voltage $P0_0$~$P0_7$, $P1_0$~$P1_7$		I_{OH}=−18mA	V_{CC}−2			V
V_{OH}	"H" output voltage $P4_0$~$P4_7$, $P5_0$, $P5_1$		I_{OH}=−12mA	V_{CC}−2			V
V_{OL}	"L" output voltage $P2_0$~$P2_7$, $P3_0$~$P3_7$		I_{OL}=10mA			2	V
V_{OL}	"L" output voltage $P6_0$~$P6_5$		I_{OL}=0.5mA			0.4	V
V_{OL}	"L" output voltage ϕ		I_{OL}=2.5mA			2	V
V_{T+}−V_{T-}	Hysteresis $P5_2/INT_2$, $P5_3/INT_1$			0.3		1	V
V_{T+}−V_{T-}	Hysteresis $\overline{RESET}$				0.5	0.7	V
V_{T+}−V_{T-}	Hysteresis $P3_6$		When used as CLK input	0.3		1	V
I_{IL}	"L" input current $P2_0$~$P2_7$, $P3_0$~$P3_7$		V_I=0V			−5	μA
I_{IL}	"L" input current $P6_0$~$P6_5$		V_I=0V			−5	μA
I_{IL}	"L" input current $P5_4$~$P5_7$		V_I=0V			−5	μA
I_{IL}	"L" input current $\overline{RESET}$, X_{IN}, X_{CIN}		V_I=0V			−5	μA
I_{IL}	"L" input current $P5_2/INT_2$, $P5_3/INT_1$		V_I=0V			−5	μA
I_{IH}	"H" input current	$P2_0$~$P2_7$, $P3_0$~$P3_7$	V_I=5V			5	μA
		$P2_0$~$P2_7$, $P3_0$~$P3_2$, $P3_3$~$P3_7$	V_I=12V			12	
I_{IH}	"H" input current $P6_0$~$P6_5$		V_I=5V			5	μA
I_{IH}	"H" input current $P5_4$~$P5_7$		V_I=5V			5	μA
			V_I=12V			12	
I_{IH}	"H" input current $\overline{RESET}$, X_{IN}, X_{CIN}		V_I=5V			5	μA
I_{IH}	"H" input current $P5_2/INT_2$, $P5_3/INT_1$		V_I=5V			5	μA
			V_I=12V			12	
I_{LOAD}	"L" output current	$P0_0$~$P0_7$, $P1_0$~$P1_7$, $P4_0$~$P4_7$, $P5_0$, $P5_1$	V_P=V_{CC}−36V, V_{OL}=V_{CC}	150	500	900	μA
I_{LEAK}		$P0_0$~$P0_7$, $P1_0$~$P1_7$, $P4_0$~$P4_7$, $P5_0$, $P5_1$	V_P=V_{CC}−38V, V_{OL}=V_{CC}−38V			30	μA
V_{RAM}	RAM retention voltage		at clock stop	2		5.5	V
I_{CC}	Supply current		Output pins open (output OFF) V_P=V_{CC}, V_P=V_{SS} input and I/O pins all at V_{SS} X_{IN}=4MHz (system operation)		6	12	mA
			ditto (at comparator mode)		6	12	
			ditto (at wait mode)		1		
			X_{IN}−X_{OUT} stop X_{CIN}=32kHz (at system operation) all other conditions same as above		60	200	μA
			ditto (at wait mode)		40		
			Oscillation all stopped (at STOP mode) T_a=25℃			1	
			Oscillation all stopped (at STOP mode) T_a=70℃			10	

COMPARATOR CHARACTERISTICS (V_{CC}=5V±10%, V_{CC}=0V, T_a=25℃, f(X_{IN})=4MHz)

Parameter	Limits			Unit
	Min.	Typ	Max	
Resolution	—	—	(1/16)V_{CC}	V
Internal analog voltage error	—	—	±(1/16)V_{CC}	V
Analog input voltage	0	—	V_{CC}	V



Fig.25 Supply current test circuit

TIMING REQUIREMENTS

Single-chip mode (V_{CC} = 5V±10%, V_{SS} = 0V, T_a = 25℃, f(X_{IN}) = 4MHz, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ	Max	
$t_{C(X_{IN})}$	External clock input cycle time (X_{IN} input)	238			ns
$t_{W(X_{IN})}$	External clock input pulse width (X_{IN} input)	75			ns
$t_{C(X_{CIN})}$	External clock input cycle time (X_{CIN})	2.0			ms
$t_{W(X_{CIN})}$	External clock input pulse width (X_{CIN})	1.0			ms
t_r	External clock rise time			25	ns
t_f	External clock fall time			25	ns

Timing requirements of X_{IN}



Parameter	Min.	Typ.	Max.	Unit
X_{IN} clock input cycle time tc(X_{IN})	238			ns
X_{IN} clock input pulse width "H" t_{WH}	tc×0.45		tc×0.55	
X_{IN} clock input pulse width "L" t_{WL}	tc×0.45		tc×0.55	