

DESCRIPTION

The M37421P-000SS and the M37421P-001SS are EPROM mounted-type microcomputers which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputer the M37421M6-XXXSP. It is housed in a piggyback-type 64-pin shrink DIP.

There is a 28-pin socket on the package for the M5L27128K or the M5L27256K EPROM.

The M37421P-000SS and the M37421P-001SS simplify the development of programs for the M37421M6-XXXSP and is excellent for making prototypes.


FEATURES

- Differences with the M37421M6 are:

- (1) ROMless, EPROM is attached externally.
- (2) Suitable EPROM is the M5L27128K or the M5L27256K.

APPLICATION

Development of programs for VCR, tuners, and audio-visual equipment

PIN CONFIGURATION (TOP VIEW)

Outline 64S1M

The symbol "○" indicates sockets for EPROM

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS}
CNV _{SS}	CNV _{SS}		This is usually connected to V _{SS}
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1, P4, P5 ₀ and P5 ₁
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin φ=2MHz (when X _{IN} =4MHz)
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins If an external clock is used, the clock source should be connected to the X _{CIN} pin, and the X _{COUT} pin should be left open This clock can be used as a program controlled system clock
X _{COUT}	Clock output for clock function	Output	
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port Output structure is high-voltage P-channel open drain A pull-down transistor is built in between the V _P pin and this port At reset, this port is set to a "L" level
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode The output structure is N-channel open drain
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P2 When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as S _{RDY} , CLK, S _{OUT} , and S _{IN} pins, respectively
P4 ₀ ~P4 ₇	Output port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P0
P5 ₀ , P5 ₁	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0
P5 ₂ /INT ₂ , P5 ₃ /INT ₁	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs
P5 ₄ ~P5 ₇		Input	Bit 4~7 of port P5 are 4-bit input port
P6 ₀ ~P6 ₅	I/O port P6	I/O	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS tri-state output P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively
A ₀ ~A ₁₄	Output port A	Output	These are for addresses to an EPROM mounted on the package
D ₀ ~D ₇	Input port D	Input	These are for input data from an EPROM mounted on the package

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37421P-000SS, the M37421P-001SS and the M37421M6-XXXSP are noted below. The following explanations apply to the M37421P-000SS and the M37421P-001SS.

Specification variations for other chips are noted accordingly.

MEMORY

The M37421P-000SS and the M37421P-001SS are mounted an EPROM instead of an internal ROM.

RAM size is 512 bytes, and addresses 0100_{16} to $023F_{16}$ are used for the stack.

The address of an EPROM is 8000_{16} ~ $FFFF_{16}$, and this memory size is 32K bytes. Other than these, the M37421P-000SS and the M37421P-001SS have the same functions as the M37421M6-XXXSP has.




Fig.1 Memory map

00E0 ₁₆	Port P0	00F0 ₁₆	PWM1-H register
00E1 ₁₆		00F1 ₁₆	PWM1-L register
00E2 ₁₆	Port P1	00F2 ₁₆	PWM2 register
00E3 ₁₆		00F3 ₁₆	PWM3 register
00E4 ₁₆	Port P2	00F4 ₁₆	
00E5 ₁₆	Port P2 directional register	00F5 ₁₆	PWM output mode register
00E6 ₁₆		00F6 ₁₆	Serial I/O mode register
00E7 ₁₆		00F7 ₁₆	Serial I/O register
00E8 ₁₆	Port P3	00F8 ₁₆	
00E9 ₁₆	Port P3 directional register	00F9 ₁₆	Serial I/O register 2
00EA ₁₆	Port P4	00FA ₁₆	Timer 1
00EB ₁₆		00FB ₁₆	
00EC ₁₆	Port P5	00FC ₁₆	Timer 2
00ED ₁₆		00FD ₁₆	Timer 3
00EE ₁₆	Port P6	00FE ₁₆	Interrupt control register
00EF ₁₆	Port P6 directional register	00FF ₁₆	Timer control register

Fig. 2 SFR (Special Function Register) memory map

RESET MODE

With the M37421M6-XXXSP, one of the two modes can be selected: the normal operation start mode which executes reset by normal operation ($f(X_{IN}) = 4.2\text{MHz}$) and the low-speed operation start mode which executes reset by low-speed operation ($f(X_{CIN}) = 3.2\text{kHz}$).

Therefore, two types of piggybacks are provided:

(1) M37421P-000SS

With this piggyback, pin ϕ is set to the internal reset signal output and the reset mode option to the normal operation start mode.

(2) M37421P-001SS

With this piggyback, pin ϕ is set to the internal reset signal output and the reset mode option to the low-speed operation start mode.

PRECAUTION FOR USE

- (1) In case of the M5L27128K or the M5L27256K EPROM use the following areas (refer to Figure 1):
 - For the M37421M6-XXXSP, usable ROM area are D000₁₆~FFFF₁₆.
 - M5L27128K addresses 1000₁₆~3FFF₁₆
 - M5L27256K addresses 5000₁₆~7FFF₁₆
- (2) In case of the development of programs by the M37421P-000SS or M37421P-001SS, RAM area for the stack:
 - M37421M6-XXXSP addresses 0100₁₆~017F₁₆
 - M37421P-000SS or M37421P-001SS addresses 0100₁₆~023F₁₆

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3~7	V
V_P	Pulldown input voltage		$V_{CC}-40 \sim V_{CC}+0.3$	V
V_I	Input voltage, $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_2}$, $P_{3_4} \sim P_{3_7}$, CNV_{SS} , P_{5_2}/INT_2 , P_{5_3}/INT_1		-0.3~13	V
V_I	Input voltage, RESET, X_{IN} , X_{CIN}	With respect to V_{SS}	-0.3~7	V
V_I	Input voltage, $P_{3_0} \sim P_{6_5}$	Output transistors cut-off	-0.3~ $V_{CC}+0.3$	V
V_I	Input voltage, $P_{5_4} \sim P_{5_7}$		-0.3~13	V
V_O	Output voltage, $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_2}$, $P_{3_4} \sim P_{3_7}$		-0.3~13	V
V_O	Output voltage, $P_{6_0} \sim P_{6_5}$, X_{OUT} , X_{COUT} , ϕ , P_{3_3}		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage, $P_{0_0} \sim P_{0_7}$, $P_{1_0} \sim P_{1_7}$, $P_{4_0} \sim P_{4_7}$, P_{5_0} , P_{5_1}		$V_{CC}-40 \sim V_{CC}+0.3$	V
P_d	Power dissipation	$T_a = 25^\circ C$	1000	mW
T_{opr}	Operating temperature		-10~70	°C
T_{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=5V \pm 5\%$, $T_a=-10 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_P	Pull-down supply voltage	$V_{CC}-38$		V_{CC}	V
V_{SS}	Supply voltage	0		0	V
V_{IH}	"H" input voltage $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_7}$, CNV_{SS} (Note 1) P_{5_2}/INT_2 , P_{5_3}/INT_1 , $P_{6_0} \sim P_{6_5}$	0.75 V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage RESET, X_{IN} , X_{CIN}	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $P_{5_4} \sim P_{5_7}$	0.4 V_{CC}		V_{CC}	V
V_{IL}	"L" input voltage $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_7}$, CNV_{SS} , P_{5_2}/INT_2 , P_{5_3}/INT_1 , $P_{6_0} \sim P_{6_5}$	0		0.25 V_{CC}	V
V_{IL}	"L" input voltage RESET	0		0.12 V_{CC}	V
V_{IL}	"L" input voltage X_{IN} , X_{CIN}	0		0.16 V_{CC}	V
V_{IL}	"L" input voltage $P_{5_4} \sim P_{5_7}$	0		0.12 V_{CC}	V
$I_{OH(sum)}$	"H" sum output current $P_{0_0} \sim P_{0_7}$, $P_{1_0} \sim P_{1_7}$, $P_{4_0} \sim P_{4_7}$, P_{5_0} , P_{5_1}			-120	mA
$I_{OH(sum)}$	"H" sum output current $P_{6_0} \sim P_{6_5}$			-5	mA
$I_{OL(sum)}$	"L" sum output current $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_7}$, $P_{6_0} \sim P_{6_5}$			50	mA
$I_{OH(peak)}$	"H" peak output current $P_{0_0} \sim P_{0_4}$			-40	mA
$I_{OH(peak)}$	"H" peak output current $P_{0_5} \sim P_{0_7}$, $P_{1_0} \sim P_{1_7}$			-30	mA
$I_{OH(peak)}$	"H" peak output current $P_{4_0} \sim P_{4_7}$, P_{5_0} , P_{5_1}			-24	mA
$I_{OH(peak)}$	"H" peak output current $P_{6_0} \sim P_{6_5}$			-3	mA
$I_{OL(peak)}$	"L" peak output current $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_7}$			15	mA
$I_{OL(peak)}$	"L" peak output current $P_{6_0} \sim P_{6_5}$			3	mA
$I_{OH(avg)}$	"H" average output current $P_{0_0} \sim P_{0_7}$, $P_{1_0} \sim P_{1_7}$			-18	mA
$I_{OH(avg)}$	"H" average output current $P_{4_0} \sim P_{4_7}$, P_{5_0} , P_{5_1}			-12	mA
$I_{OH(avg)}$	"H" average output current $P_{6_0} \sim P_{6_5}$			-1.5	mA
$I_{OL(avg)}$	"L" average output current $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_7}$			10	mA
$I_{OL(avg)}$	"L" average output current $P_{6_0} \sim P_{6_5}$			1.5	mA
$f(P_{3_2}/CNTR)$	Timer 3 counter clock input $f(X_{IN})=4.2\text{MHz}$		250		kHz
$f(X_{IN})$	Oscillation frequency (Note 2) $f(X_{CIN})=32\text{kHz}$		50		
$f(X_{CIN})$	Clock input oscillating frequency (Note 2, 3, 5) Clock oscillating frequency for clock function		4.2		MHz
		32.768	50		kHz

Note 1 : High-level input voltage of up to +12V may be applied to permissible for ports $P_{2_0} \sim P_{2_7}$, $P_{3_0} \sim P_{3_2}$, $P_{3_4} \sim P_{3_7}$, CNV_{SS} , and $P_{5_2} \sim P_{5_7}$

2 : Oscillation frequency is at 50% duty cycle

3 : When used in the low-speed mode, the timer clock input frequency should be $f(X_{IN}) < f(X_{IN})/3$

4 : When external clock input is used, the timer clock input frequency should be $f(X_{CIN}) \leq 50\text{kHz}$

5 : The average output current $I_{OL(avg)}$ and $I_{OH(avg)}$ are in period of 100ms.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max.	
V_{OH}	"H" output voltage P ₆ ₀ ~P ₆ ₅	$I_{OH} = -0.5mA$	$V_{CC} = 0.4$			V
V_{OH}	"H" output voltage ϕ	$I_{OH} = -2.5mA$	$V_{CC} = 2$			V
V_{OH}	"H" output voltage P ₀ ~P ₀ ₇ , P ₁ ~P ₁ ₇	$I_{OH} = -18mA$	$V_{CC} = 2$			V
V_{OH}	"H" output voltage P ₄ ₀ ~P ₄ ₇ , P ₅ ₀ , P ₅ ₁	$I_{OL} = -12mA$	$V_{CC} = 2$			V
V_{OL}	"L" output voltage P ₂ ₀ ~P ₂ ₇ , P ₃ ₀ ~P ₃ ₇	$I_{OL} = 10mA$			2	V
V_{OL}	"L" output voltage P ₆ ₀ ~P ₆ ₅	$I_{OL} = 0.5mA$			0.4	V
V_{OL}	"L" output voltage ϕ	$I_{OL} = 2.5mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis P ₅ ₂ /INT ₂ , P ₅ ₃ /INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis P ₃ ₆	When used as CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I_{IL}	"L" input current P ₂ ₀ ~P ₂ ₇ , P ₃ ₀ ~P ₃ ₇	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P ₆ ₀ ~P ₆ ₅	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P ₅ ₄ ~P ₅ ₇	$V_i = 0V$			-5	μA
I_{IL}	"L" input current RESET, X _{IN} , X _{CIN}	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P ₅ ₂ /INT ₂ , P ₅ ₃ /INT ₁	$V_i = 0V$			-5	μA
I_{IH}	P ₂ ₀ ~P ₂ ₇ , P ₃ ₀ ~P ₃ ₇	$V_i = 5V$		5		μA
	P ₂ ₀ ~P ₂ ₇ , P ₃ ₀ ~P ₃ ₂ , P ₃ ₄ ~P ₃ ₇	$V_i = 12V$		12		
I_{IH}	"H" input current P ₆ ₀ ~P ₆ ₅	$V_i = 5V$		5		μA
I_{IH}	"H" input current P ₅ ₄ ~P ₅ ₇	$V_i = 5V$		5		μA
I_{IH}	"H" input current RESET, X _{IN} , X _{CIN}	$V_i = 5V$		5		μA
I_{IH}	"H" input current P ₅ ₂ /INT ₂ , P ₅ ₃ /INT ₁	$V_i = 5V$		5		μA
		$V_i = 12V$			12	
I_{LOAD}	Output load current P ₀ ₀ ~P ₀ ₇ , P ₁ ₀ ~P ₁ ₇ , P ₄ ₀ ~P ₄ ₇ , P ₅ ₀ , P ₅ ₁	$V_P = V_{CC} - 36V$, $V_{OL} = V_{CC}$	150	500	900	μA
I_{LEAK}	Output leak current P ₀ ₀ ~P ₀ ₇ , P ₁ ₀ ~P ₁ ₇ , P ₄ ₀ ~P ₄ ₇ , P ₅ ₀ , P ₅ ₁	$V_P = V_{CC} - 38V$, $V_{OL} = V_{CC} - 38V$			30	μA
V_{RAM}	RAM retention voltage	at clock stop	2		5.5	V
I_{CC}	Supply current	Output pins open (output OFF) $V_P = V_{CC}$, $V_P = V_{SS}$ input and I/O pins all at V_{SS} $X_{IN} = 4MHz$ (system operation)		6	12	mA




Fig.3 Supply current test circuit