

M37421P-000SS M37421P-001SS

PIGGYBACK for M37421M6-XXXSP

DESCRIPTION

The M37421P-000SS and the M37421P-001SS are EPROM mounted-type microcomputers which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputer the M37421M6-XXXSP. It is housed in a piggyback-type 64-pin shrink DIP.

There is a 28-pin socket on the package for the M5L27128K or the M5L27256K EPROM.

The M37421P-000SS and the M37421P-001SS simplify the development of programs for the M37421M6-XXXSP and is excellent for making prototypes.


FEATURES

- Differences with the M37421M6 are:
 - (1) ROMless, EPROM is attached externally.
 - (2) Suitable EPROM is the M5L27128K or the M5L27256K.

APPLICATION

Development of programs for VCR, tuners, and audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



Outline 64S1M

The symbol "○" indicates sockets for EPROM

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS}
CNV _{SS}	CNV _{SS}		This is usually connected to V _{SS}
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1, P4, P5 ₀ and P5 ₁
$\overline{\text{RESET}}$	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
X _{OUT}	Clock output	Output	
φ	Timing output	Output	This is the timing output pin φ=2MHz (when X _{IN} =4MHz)
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COU} T pins If an external clock is used, the clock source should be connected to the X _{CIN} pin, and the X _{COU} T pin should be left open This clock can be used as a program controlled the system clock
X _{COU} T	Clock output for clock function	Output	
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port Output structure is high-voltage P-channel open drain A pull-down transistor is built in between the V _P pin and this port At reset, this port is set to a "L" level
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output At reset, this port is set to input mode. The output structure is N-channel open drain
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P2 When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{\text{SRDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively
P4 ₀ ~P4 ₇	Output port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P0
P5 ₀ , P5 ₁	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0
P5 ₂ /INT ₂ , P5 ₃ /INT ₁	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs
P5 ₄ ~P5 ₇		Input	Bit 4~7 of port P5 are 4-bit input port
P6 ₀ ~P6 ₅	I/O port P6	I/O	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS tri-state output P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively
A ₀ ~A ₁₄	Output port A	Output	These are for addresses to an EPROM mounted on the package
D ₀ ~D ₇	Input port D	Input	These are for input data from an EPROM mounted on the package

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37421P-000SS, the M37421P-001SS and the M37421M6-XXXSP are noted below. The following explanations apply to the M37421P-000SS and the M37421P-001SS.

Specification variations for other chips are noted accordingly.

MEMORY

The M37421P-000SS and the M37421P-001SS are mounted an EPROM instead of an internal ROM.

RAM size is 512 bytes, and addresses 0100₁₆ to 023F₁₆ are used for the stack.

The address of an EPROM is 8000₁₆ ~ FFFF₁₆, and this memory size is 32K bytes. Other than these, the M37421P-000SS and the M37421P-001SS have the same functions as the M37421M6-XXXSP has.




Fig.1 Memory map

00E0 ₁₆	Port P0	00F0 ₁₆	PWM1-H register
00E1 ₁₆		00F1 ₁₆	PWM1-L register
00E2 ₁₆	Port P1	00F2 ₁₆	PWM2 register
00E3 ₁₆		00F3 ₁₆	PWM3 register
00E4 ₁₆	Port P2	00F4 ₁₆	
00E5 ₁₆	Port P2 directional register	00F5 ₁₆	PWM output mode register
00E6 ₁₆		00F6 ₁₆	Serial I/O mode register
00E7 ₁₆		00F7 ₁₆	Serial I/O register
00E8 ₁₆	Port P3	00F8 ₁₆	
00E9 ₁₆	Port P3 directional register	00F9 ₁₆	Serial I/O register 2
00EA ₁₆	Port P4	00FA ₁₆	Timer 1
00EB ₁₆		00FB ₁₆	
00EC ₁₆	Port P5	00FC ₁₆	Timer 2
00ED ₁₆		00FD ₁₆	Timer 3
00EE ₁₆	Port P6	00FE ₁₆	Interrupt control register
00EF ₁₆	Port P6 directional register	00FF ₁₆	Timer control register

Fig. 2 SFR (Special Function Register) memory map

RESET MODE

With the M37421M6-XXXSP, one of the two modes can be selected: the normal operation start mode which executes reset by normal operation ($f(X_{IN}) = 4.2\text{MHz}$) and the low-speed operation start mode which executes reset by low-speed operation ($f(X_{CIN}) = 3.2\text{kHz}$).

Therefore, two types of piggybacks are provided:

(1) M37421P-000SS

With this piggyback, pin ϕ is set to the internal reset signal output and the reset mode option to the normal operation start mode.

(2) M37421P-001SS

With this piggyback, pin ϕ is set to the internal reset signal output and the reset mode option to the low-speed operation start mode.

PRECAUTION FOR USE

(1) In case of the M5L27128K or the M5L27256K EPROM use the following areas (refer to Figure 1):

- For the M37421M6-XXXSP, usable ROM area are
D000₁₆ ~ FFFF₁₆.

M5L27128K addresses 1000₁₆ ~ 3FFF₁₆

M5L27256K addresses 5000₁₆ ~ 7FFF₁₆

(2) In case of the development of programs by the M37421P-000SS or M37421P-001SS, RAM area for the stack:

M37421M6-XXXSP addresses 0100₁₆ ~ 017F₁₆

M37421P-000SS or

M37421P-001SS addresses 0100₁₆ ~ 023F₁₆

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS} Output transistors cut-off	-0.3~7	V
V _P	Pulldown input voltage		V _{CC} -40~V _{CC} +0.3	V
V _I	Input voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P3 ₄ ~P3 ₇ , CNV _{SS} , P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	V
V _I	Input voltage, RESET, X _{IN} , X _{CIN}		-0.3~7	V
V _I	Input voltage, P3 ₃ , P6 ₀ ~P6 ₅		-0.3~V _{CC} +0.3	V
V _I	Input voltage, P5 ₄ ~P5 ₇		-0.3~13	V
V _O	Output voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P3 ₄ ~P3 ₇		-0.3~13	V
V _O	Output voltage, P6 ₀ ~P6 ₅ , X _{OUT} , X _{COUT} , φ, P3 ₃		-0.3~V _{CC} +0.3	V
V _O	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁		V _{CC} -40~V _{CC} +0.3	V
P _d	Power dissipation		T _a = 25°C	1000
T _{opr}	Operating temperature		-10~70	°C
T _{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±5%, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
V _P	Pull-down supply voltage	V _{CC} -38		V _{CC}	V
V _{SS}	Supply voltage		0		V
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNV _{SS} (Note 1) P5 ₂ /INT ₂ , P5 ₃ /INT ₁ , P6 ₀ ~P6 ₅	0.75V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage RESET, X _{IN} , X _{CIN}	0.8V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage P5 ₄ ~P5 ₇	0.4V _{CC}		V _{CC}	V
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNV _{SS} , P5 ₂ /INT ₂ , P5 ₃ /INT ₁ , P6 ₀ ~P6 ₅	0		0.25V _{CC}	V
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN} , X _{CIN}	0		0.16V _{CC}	V
V _{IL}	"L" input voltage P5 ₄ ~P5 ₇	0		0.12V _{CC}	V
I _{OH} (sum)	"H" sum output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁			-120	mA
I _{OH} (sum)	"H" sum output current P6 ₀ ~P6 ₅			-5	mA
I _{OL} (sum)	"L" sum output current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₅			50	mA
I _{OH} (peak)	"H" peak output current P0 ₀ ~P0 ₄			-40	mA
I _{OH} (peak)	"H" peak output current P0 ₅ ~P0 ₇ , P1 ₀ ~P1 ₇			-30	mA
I _{OH} (peak)	"H" peak output current P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁			-24	mA
I _{OH} (peak)	"H" peak output current P6 ₀ ~P6 ₅			-3	mA
I _{OL} (peak)	"L" peak output current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			15	mA
I _{OL} (peak)	"L" peak output current P6 ₀ ~P6 ₅			3	mA
I _{OH} (avg)	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇			-18	mA
I _{OH} (avg)	"H" average output current P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁			-12	mA
I _{OH} (avg)	"H" average output current P6 ₀ ~P6 ₅			-1.5	mA
I _{OL} (avg)	"L" average output current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			10	mA
I _{OL} (avg)	"L" average output current P6 ₀ ~P6 ₅			1.5	mA
f(P3 ₂ /CNTR)	Timer 3 counter clock input oscillation frequency (Note 2)	f(X _{IN})=4.2MHz		250	kHz
		f(X _{CIN})=32kHz		50	
f(X _{IN})	Clock input oscillating frequency (Note 2, 3, 5)			4.2	MHz
f(X _{CIN})	Clock oscillating frequency for clock function	32.768		50	kHz

- Note 1 : High-level input voltage of up to +12V may be applied to permissible for ports P2₀~P2₇, P3₀~P3₇, P3₄~P3₇, CNV_{SS}, and P5₂~P5₇
 2 : Oscillation frequency is at 50% duty cycle
 3 : When used in the low-speed mode, the timer clock input frequency should be f(X_{IN}) < f(X_{IN})/3
 4 : When external clock input is used, the timer clock input frequency should be f(X_{CIN}) ≤ 50kHz
 5 : The average output current I_{OL}(avg) and I_{OH}(avg) are in period of 100ms.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max.	
V_{OH}	"H" output voltage P6 ₀ ~P6 ₅	$I_{OH} = -0.5mA$	$V_{CC} - 0.4$			V
V_{OH}	"H" output voltage ϕ	$I_{OH} = -2.5mA$	$V_{CC} - 2$			V
V_{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇	$I_{OH} = -18mA$	$V_{CC} - 2$			V
V_{OH}	"H" output voltage P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	$I_{OL} = -12mA$	$V_{CC} - 2$			V
V_{OL}	"L" output voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	$I_{OL} = 10mA$			2	V
V_{OL}	"L" output voltage P6 ₀ ~P6 ₅	$I_{OL} = 0.5mA$			0.4	V
V_{OL}	"L" output voltage ϕ	$I_{OL} = 2.5mA$			2	V
$V_{T+} - V_{T-}$	Hysteresis P5 ₂ /INT ₂ , P5 ₃ /INT ₁		0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+} - V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I_{IL}	"L" input current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P6 ₀ ~P6 ₅	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P5 ₄ ~P5 ₇	$V_i = 0V$			-5	μA
I_{IL}	"L" input current RESET, X _{IN} , X _{CIN}	$V_i = 0V$			-5	μA
I_{IL}	"L" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	$V_i = 0V$			-5	μA
I_{IH}	"H" input current	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₇	$V_i = 5V$ $V_i = 12V$		5 12	μA
I_{IH}	"H" input current P6 ₀ ~P6 ₅	$V_i = 5V$			5	μA
I_{IH}	"H" input current P5 ₄ ~P5 ₇	$V_i = 5V$			5	μA
I_{IH}	"H" input current RESET, X _{IN} , X _{CIN}	$V_i = 5V$			5	μA
I_{IH}	"H" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	$V_i = 5V$ $V_i = 12V$			5 12	μA
I_{LOAD}	Output load current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	$V_P = V_{CC} - 36V$, $V_{OL} = V_{CC}$	150	500	900	μA
I_{LEAK}	Output leak current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	$V_P = V_{CC} - 38V$, $V_{OL} = V_{CC} - 38V$			30	μA
V_{RAM}	RAM retention voltage	at clock stop	2		5.5	V
I_{CC}	Supply current	Output pins open (output OFF) $V_P = V_{CC}$, $V_P = V_{SS}$ Input and I/O pins all at V_{SS} X _{IN} =4MHz (system operation)		6	12	mA




Fig.3 Supply current test circuit