

# MITSUBISHI MICROCOMPUTERS M37450E4TXXXSP/J

PROM VERSION of M37450M4TXXXSP/J

## DESCRIPTION

The M37450E4TXXXSP/J is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or 84-pin plastic molded QFJ (PLCC). The features of this chip are similar to those of the M37450M4-XXXSP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It also has a unique feature that enables it to be used as a slave microcomputer.

The difference between the M37450E4TXXXSP and the M37450E4TXXXJ is the package outline.


## FEATURES

- Number of basic instructions..... 71  
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size PROM..... 8192 bytes  
RAM..... 256 bytes
- Instruction execution time  
(minimum instructions at 10 MHz frequency)..... 0.8μs
- Single power supply..... 5V±5%
- Power dissipation normal operation mode  
(at 10 MHz frequency)..... 30mW
- Subroutine nesting..... 96 levels max.
- Interrupt..... 15 events
- Master CPU bus interface..... 1 byte
- 16-bit timer..... 3
- 8-bit timer (Serial I/O use)..... 1
- Serial I/O (UART or clock synchronous)..... 1
- A-D converter (8-bit resolution)..... 3 channels (DIP)  
8 channels (QFJ)
- D-A converter (8-bit resolution)..... 2 channels
- PWM output (8-bit or 16-bit)..... 1
- Programmable I/O ports  
(Ports P0, P1, P2, P3, P5, P6)..... 48
- Input port (Port P4)..... 3 (DIP), 8 (QFJ)
- Output ports (Ports D-A<sub>1</sub>, D-A<sub>2</sub>)..... 2
- PROM (equivalent to the M5L2764)  
program voltage..... 21V


## APPLICATION

Slave controller for PPCs, facsimiles, and page printers  
HDD, optical disk, inverter, and industrial motor controllers  
Industrial robots and machines

## PIN CONFIGURATION (TOP VIEW)




Outline 64P4B




Outline 84P0

NC : No connection

# M37450E4TXXXJ BLOCK DIAGRAM



### M37450E4TXXXSP BLOCK DIAGRAM



PROM VERSION of M37450M4TXXXSP/J

MITSUBISHI MICROCOMPUTERS  
M37450E4TXXXSP/J

**PROM VERSION of M37450M4TXXXSP/J**

**FUNCTIONS OF M37450E4TXXXSP/J**

| Parameter                    |                      | Functions   |  |
|------------------------------|----------------------|---|--|
| Number of basic instructions |                      | 71 (69 MELPS 740 basic instructions+2)  |  |
| Instruction execution time   |                      | 0.8 $\mu$ s (minimum instructions, at 10MHz frequency)                              |  |
| Clock frequency              |                      | 10MHz (max.)  |  |
| Memory size                  | PROM                 | 8192 bytes  |  |
|                              | RAM                  | 256 bytes   |  |
| Input/Output port            | P0-P3, P5, P6        | I/O   | 8-bit $\times$ 6                                     |
|                              | P4                   | Input   | 3-bit $\times$ 1 (8-bit $\times$ 1 for 84-pin model) |
|                              | D-A                  | Output  | 2-bit $\times$ 1                                     |
| Serial I/O                   |                      | UART or clock synchronous   |  |
| Timers                       |                      | 16-bit timer $\times$ 3,<br>8-bit timer (Serial I/O baud rate generator) $\times$ 1 |  |
| A-D converter                |                      | 8-bit $\times$ 3 channels (8 channels for 84-pin model)                             |  |
| D-A converter                |                      | 8-bit $\times$ 2 channels   |  |
| Pulse width modulator        |                      | 8-bit or 16-bit $\times$ 1  |  |
| Data bus buffer              |                      | 1-byte input and output each  |  |
| Subroutine nesting           |                      | 96-levels   |  |
| Interrupt                    |                      | 6 external interrupts, 8 internal interrupts<br>One software interrupt              |  |
| Clock generating circuit     |                      | Built-in (ceramic or quartz crystal oscillator)                                     |  |
| Supply voltage               |                      | 5V $\pm$ 5%   |  |
| Power dissipation            |                      | 30mW (at 10MHz frequency)   |  |
| Input/Output characters      | Input/Output voltage | 5V  |  |
|                              | Output current       | $\pm$ 5mA (max.)  |  |
| Memory expansion             |                      | Possible  |  |
| Operating temperature range  |                      | -40 to 85 $^{\circ}$ C  |  |
| Device structure             |                      | CMOS silicon gate   |  |
| Package                      | M37450E4TXXXSP       | 64-pin shrink plastic molded DIP  |  |
|                              | M37450E4TXXXJ        | 84-pin plastic molded QFJ (PLCC)  |  |

**PIN DESCRIPTION (normal mode)**

| Pin   | Name                        | Input/<br>Output | Functions   |
|---|-----------------------------|------------------|---|
| V <sub>CC</sub> ,<br>V <sub>SS</sub>                                    | Supply voltage              |                  | Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>  |
| CNV <sub>SS</sub> /V <sub>PP</sub>                                      | CNV <sub>SS</sub>           |                  | Controls the processor mode of the chip. Normally connected to V <sub>SS</sub> or V <sub>CC</sub> .   |
| RESET   | Reset input                 | Input            | To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V <sub>CC</sub> conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time  |
| X <sub>IN</sub>   | Clock input                 | Input            | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open. |
| X <sub>OUT</sub>  | Clock output                | Output           |   |
| φ   | Timing output               | Output           | Outputs signal consisting of oscillating frequency divided by four  |
| SYNC  | Synchronous signal output   | Output           | This signal is output "H" during operation code fetch and is used to control single stepping of programs.   |
| R/ $\overline{W}$   | Read/Write status output    | Output           | This signal determines the direction of the data bus. It is "H" during read and "L" during write  |
| P0 <sub>0</sub> -P0 <sub>7</sub>  | I/O port P0                 | I/O              | Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.  |
| P1 <sub>0</sub> -P1 <sub>7</sub>  | I/O port P1                 | I/O              | Port P1 is an 8-bit I/O port and has basically the same functions as port P0 The high-order bits of the address are output except in single-chip mode   |
| P2 <sub>0</sub> -P2 <sub>7</sub>  | I/O port P2                 | I/O              | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode.  |
| P3 <sub>0</sub> -P3 <sub>7</sub>  | I/O port P3                 | I/O              | Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, or event I/O function can be selected with a program.  |
| P4 <sub>0</sub> -P4 <sub>2</sub><br>(P4 <sub>0</sub> -P4 <sub>7</sub> ) | Input port P4               | Input            | Analog input pin for the A-D converter The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins   |
| P5 <sub>0</sub> -P5 <sub>7</sub>  | I/O port P5                 | I/O              | Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.   |
| P6 <sub>0</sub> -P6 <sub>7</sub>  | I/O port P6                 | I/O              | Port P6 is an 8-bit I/O port and has basically the same function as port P0 Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be programmed as external interrupt input pins   |
| D-A <sub>1</sub> , D-A <sub>2</sub>                                     | D-A output                  | Output           | Analog signal from D-A converter is output.   |
| V <sub>REF</sub>  | Reference voltage input     | Input            | Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only   |
| ADV <sub>REF</sub>  | A-D reference voltage input | Input            | Reference voltage input pin for A-D converter This pin is for 84-pin model only   |
| DAV <sub>REF</sub>  | D-A reference voltage input | Input            | Reference voltage input pin for D-A converter This pin is for 84-pin model only.  |
| AV <sub>SS</sub>  | Analog power supply         |                  | Ground level input pin for A-D and D-A converter. Same voltage as V <sub>SS</sub> is applied.   |
| AV <sub>CC</sub>  | Analog power supply         |                  | Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as V <sub>CC</sub> is applied. In the case of the 64-pin model, AV <sub>CC</sub> is connected to V <sub>CC</sub> internally   |
| $\overline{RD}$   | Read signal output          | Output           | Control signal output as active "L" when valid data is read from data bus This pin is for 84-pin model only.  |
| $\overline{WR}$   | Write signal output         | Output           | Control signal output as active "L" when writing data from data bus to external component This pin is for 84-pin model only.  |
| RESET <sub>OUT</sub>  | Reset output                | Output           | Control signal output as active "H" during reset It is used as a reset output signal for peripheral components. This pin is for 84-pin model only.  |

**PIN DESCRIPTION (EPROM mode)**

| Pin                            | Name                        | Input/<br>Output | Functions   |
|--------------------------------|-----------------------------|------------------|---|
| $V_{CC}, V_{SS}$               | Supply voltage              |                  | Power supply inputs $5V \pm 5\%$ to $V_{CC}$ , and 0V to $V_{SS}$   |
| $CNV_{SS}/V_{PP}$              | $V_{PP}$                    | Input            | Connect to $V_{PP}$ when programming or verifying.  |
| $\overline{RESET}$             | Reset input                 | Input            | Connect to $V_{SS}$   |
| $X_{IN}$                       | Clock input                 | Input            | Connect a ceramic or a quartz crystal oscillator between $X_{IN}$ and $X_{OUT}$ for clock oscillation   |
| $X_{OUT}$                      | Clock output                | Output           |   |
| $\phi$                         | Timing output               | Output           | For timing output   |
| $\overline{SYNC}$              | Synchronous signal output   | Output           | Kept to open ("L" signal is output)   |
| $\overline{R/\overline{W}}$    | Read/Write status output    | Output           | Kept to open ("H" signal is output).  |
| $P0_0-P0_7$                    | I/O port P0                 | Input            | P0 works as the lower 8-bit address input   |
| $P1_0-P1_7$                    | I/O port P1                 | Input            | P1 works as the higher 8-bit address input.   |
| $P2_0-P2_7$                    | I/O port P2                 | I/O              | P2 works as an 8-bit data bus   |
| $P3_0-P3_7$                    | I/O port P3                 | Input            | Connect to $V_{SS}$   |
| $P4_0-P4_2$<br>( $P4_0-P4_7$ ) | Input port P4               | Input            | Connect to $V_{SS}$ (The 80-pin model has eight pins $P4_0$ to $P4_7$ ).  |
| $P5_0-P5_7$                    | I/O port P5                 | Input            | $P5_0, P5_1, P5_2$ works as $\overline{PGM}, \overline{OE},$ and $\overline{CE}$ inputs respectively Connect $P5_3$ and $P5_4$ to $V_{CC}$ and $P5_5$ to $P5_7$ to $V_{SS}$ |
| $P6_0-P6_7$                    | I/O port P6                 | Input            | Connect to $V_{SS}$ .   |
| $D-A_1, D-A_2$                 | D-A output                  | Output           | Kept to open  |
| $V_{REF}$                      | Reference voltage input     | Input            | Connect to $V_{SS}$ .   |
| $ADV_{REF}$                    | A-D reference voltage input | Input            | Connect to $V_{SS}$   |
| $DAV_{REF}$                    | D-A reference voltage input | Input            | Connect to $V_{SS}$ .   |
| $AV_{SS}$                      | Analog power                | Input            | Connect to $V_{SS}$   |
| $AV_{CC}$                      | Analog power                | Input            | Connect to $V_{SS}$   |
| $\overline{RD}$                | Read signal output          | Output           | Kept to open ("H" signal is output)   |
| $\overline{WR}$                | Write signal output         | Output           | Kept to open ("H" signal is output).  |
| $\overline{RESET}_{OUT}$       | Reset output                | Output           | Kept to open ("H" signal is output)   |

**PROM VERSION of M37450M4TXXXSP/J**

**EPROM MODE**

The M37450E4TXXXSP/J features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV<sub>SS</sub>/V<sub>PP</sub> signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5<sub>0</sub> to P5<sub>2</sub> and CNV<sub>SS</sub> are used for the PROM (equivalent to the M5L2764). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the X<sub>IN</sub> and X<sub>OUT</sub> pins, or external clock should be connected to the X<sub>IN</sub> pin.

Table 1. Pin function in EPROM mode

|                 | M37450E4TXXXSP/J                           | M5L2764                         |
|-----------------|--|---------------------------------|
| V <sub>CC</sub> | V <sub>CC</sub>                            | V <sub>CC</sub>                 |
| V <sub>PP</sub> | CNV <sub>SS</sub> /V <sub>PP</sub>         | V <sub>PP</sub>                 |
| V <sub>SS</sub> | V <sub>SS</sub>                            | V <sub>SS</sub>                 |
| Address input   | Ports P0, P1 <sub>0</sub> -P1 <sub>4</sub> | A <sub>0</sub> -A <sub>12</sub> |
| Data I/O        | Port P2                                    | D <sub>0</sub> -D <sub>7</sub>  |
| CE              | P5 <sub>2</sub> /DB <sub>2</sub> /CE       | CE                              |
| OE              | P5 <sub>1</sub> /DB <sub>1</sub> /OE       | OE                              |
| PGM             | P5 <sub>0</sub> /DB <sub>0</sub> /PGM      | PGM                             |




Fig. 1 Pin connection in EPROM mode (64-pin model)

# MITSUBISHI MICROCOMPUTERS M37450E4TXXXSP/J

## PROM VERSION of M37450M4TXXXSP/J




Fig. 2 Pin connection in EPROM mode (84-pin model)



## PROM READING AND WRITING

### Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and the PGM pin to a "H" level. Input the address ( $A_0$  to  $A_{12}$ ) to be read and the data will be output to the I/O pins  $D_0$  to  $D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

### Writing

The PROM is programmed at the factory already and do not use the writing mode.

## NOTES ON HANDLING

- (1) Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.

Table 2. I/O signal in each mode

| Mode \ Pin         | $\overline{CE}$ | $\overline{OE}$ | $\overline{PGM}$                     | $V_{PP}$ | $V_{CC}$ | Port P2  |
|--------------------|-----------------|-----------------|--------------------------------------|----------|----------|----------|
| Read-out           | $V_{IL}$        | $V_{IL}$        | $V_{IH}$                             | $V_{CC}$ | $V_{CC}$ | Output   |
| Programming        | $V_{IL}$        | $V_{IH}$        | Pulse( $V_{IH} \rightarrow V_{IL}$ ) | $V_{PP}$ | $V_{CC}$ | Input    |
| Programming verify | $V_{IL}$        | $V_{IL}$        | $V_{IH}$                             | $V_{PP}$ | $V_{CC}$ | Output   |
| Program disable    | $V_{IH}$        | X               | X                                    | $V_{PP}$ | $V_{CC}$ | Floating |

Note 1 :  $V_{IL}$  and  $V_{IH}$  indicate a "L" and "H" input voltage, respectively.  
 2 : An X indicates either  $V_{IL}$  or  $V_{IH}$ .

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter   | Conditions  | Ratings                      | Unit |
|------------------|---|---|------------------------------|------|
| V <sub>CC</sub>  | Supply voltage  | With respect to V <sub>SS</sub><br>Output transistors are at "OFF" state. | -0.3 to 7                    | V    |
| V <sub>I</sub>   | Input voltage RESET, X <sub>IN</sub>  |   | -0.3 to 7                    | V    |
| V <sub>I</sub>   | Input voltage P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> ,<br>P <sub>30</sub> -P <sub>37</sub> , P <sub>40</sub> -P <sub>47</sub> , P <sub>50</sub> -P <sub>57</sub> ,<br>P <sub>60</sub> -P <sub>67</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> ,<br>V <sub>REF</sub> , AV <sub>CC</sub> |   | -0.3 to V <sub>CC</sub> +0.3 | V    |
| V <sub>I</sub>   | Input voltage CNV <sub>SS</sub>   |   | -0.3 to 13( Note 1 )         | V    |
| V <sub>O</sub>   | Output voltage P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> ,<br>P <sub>30</sub> -P <sub>37</sub> , P <sub>50</sub> -P <sub>57</sub> , P <sub>60</sub> -P <sub>67</sub> ,<br>X <sub>OUT</sub> , $\phi$ , $\overline{RD}$ , $\overline{WR}$ , R/ $\overline{W}$ ,<br>RESET <sub>OUT</sub> , SYNC |   | -0.3 to V <sub>CC</sub> +0.3 | V    |
| P <sub>d</sub>   | Power dissipation   | T <sub>a</sub> = 25°C   | 1000                         | mW   |
| T <sub>opr</sub> | Operating temperature   |   | -40 to 85                    | °C   |
| T <sub>stg</sub> | Storage temperature   |   | -65 to 150                   | °C   |

Note 1 : In PROM programming mode, CNV<sub>SS</sub> is 22.0V.

**RECOMMENDED OPERATING CONDITIONS**

(V<sub>CC</sub>=5V±5%, T<sub>a</sub>=-40 to 85°C unless otherwise noted)

| Symbol                 | Parameter  | Limits             |     |                     | Unit |
|------------------------|--|--------------------|-----|---------------------|------|
|                        |  | Min                | Typ | Max.                |      |
| V <sub>CC</sub>        | Supply voltage   | 4.75               | 5   | 5.25                | V    |
| V <sub>SS</sub>        | Supply voltage   |                    | 0   |                     | V    |
| V <sub>IH</sub>        | "H" Input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub> (Note 1)  | 0.8V <sub>CC</sub> |     | V <sub>CC</sub>     | V    |
| V <sub>IH</sub>        | "H" Input voltage P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> ,<br>P <sub>30</sub> -P <sub>37</sub> , P <sub>40</sub> -P <sub>47</sub> , P <sub>50</sub> -P <sub>57</sub> ,<br>P <sub>60</sub> -P <sub>67</sub> (except Note 1) | 2.0                |     | V <sub>CC</sub>     | V    |
| V <sub>IL</sub>        | "L" Input voltage CNV <sub>SS</sub> (Note 1)   | 0                  |     | 0.2V <sub>CC</sub>  | V    |
| V <sub>IL</sub>        | "L" Input voltage P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> ,<br>P <sub>30</sub> -P <sub>37</sub> , P <sub>40</sub> -P <sub>47</sub> , P <sub>50</sub> -P <sub>57</sub> ,<br>P <sub>60</sub> -P <sub>67</sub> (except Note 1) | 0                  |     | 0.8                 | V    |
| V <sub>IL</sub>        | "L" Input voltage RESET  | 0                  |     | 0.12V <sub>CC</sub> | V    |
| V <sub>IL</sub>        | "L" Input voltage X <sub>IN</sub>  | 0                  |     | 0.16V <sub>CC</sub> | V    |
| I <sub>OL</sub> (peak) | "L" peak output current P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> ,<br>P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> ,<br>P <sub>50</sub> -P <sub>57</sub> , P <sub>60</sub> -P <sub>67</sub>  |                    |     | 10                  | mA   |
| I <sub>OL</sub> (avg)  | "L" average output current P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> ,<br>P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> ,<br>P <sub>50</sub> -P <sub>57</sub> , P <sub>60</sub> -P <sub>67</sub> (Note 2)                                  |                    |     | 5                   | mA   |
| I <sub>OH</sub> (peak) | "H" peak output current P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> ,<br>P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> ,<br>P <sub>50</sub> -P <sub>57</sub> , P <sub>60</sub> -P <sub>67</sub>  |                    |     | -10                 | mA   |
| I <sub>OH</sub> (avg)  | "H" average output current P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> ,<br>P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> ,<br>P <sub>50</sub> -P <sub>57</sub> , P <sub>60</sub> -P <sub>67</sub> (Note 2)                                  |                    |     | -5                  | mA   |
| f(X <sub>IN</sub> )    | Clock oscillating frequency  | 1                  |     | 10                  | MHz  |

- Note 1 : Ports operate as INT<sub>1</sub>-INT<sub>3</sub>(P<sub>60</sub>-P<sub>62</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P<sub>30</sub>-P<sub>32</sub>), RxD(P<sub>34</sub>) and S<sub>CLK</sub>(P<sub>36</sub>)  
 2 : The average output current I<sub>OH</sub>(avg) and I<sub>OL</sub>(avg) are the average value during a 100ms  
 3 : The total of "L" output current I<sub>OL</sub>(peak) of port P<sub>0</sub>, P<sub>1</sub> and P<sub>2</sub> is less than 40mA.  
 The total of "H" output current I<sub>OH</sub>(peak) of port P<sub>0</sub>, P<sub>1</sub> and P<sub>2</sub> is less than 40mA.  
 The total of "L" output current I<sub>OL</sub>(peak) of port P<sub>3</sub>, P<sub>5</sub>, P<sub>6</sub>, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  is less than 40mA  
 The total of "H" output current I<sub>OH</sub>(peak) of port P<sub>3</sub>, P<sub>5</sub>, P<sub>6</sub>, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  is less than 40mA.

PROM VERSION of M37450M4TXXXSP/J

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = -40$  to  $85^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

| Symbol            | Parameter   | Test conditions                            | Limits       |      |      | Unit    |
|-------------------|---|--|--------------|------|------|---------|
|                   |   |  | Min          | Typ. | Max. |         |
| $V_{OH}$          | "H" output voltage $\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , SYNC, $\overline{RESET}_{OUT}$ , $\phi$   | $I_{OH} = -2mA$                            | $V_{CC} - 1$ |      |      | V       |
| $V_{OH}$          | "H" output voltage $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ ,<br>$P3_0-P3_7$ , $P5_0-P5_7$ , $P6_0-P6_7$   | $I_{OH} = -5mA$                            | $V_{CC} - 1$ |      |      | V       |
| $V_{OL}$          | "L" output voltage $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ ,<br>$P3_0-P3_7$ , $P5_0-P5_7$ , $P6_0-P6_7$ ,<br>$\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , SYNC, $\overline{RESET}_{OUT}$ , $\phi$ | $I_{OL} = 2mA$                             |              |      | 0.45 | V       |
| $V_{OL}$          | "L" output voltage $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ ,<br>$P3_0-P3_7$ , $P5_0-P5_7$ , $P6_0-P6_7$   | $I_{OL} = 5mA$                             |              |      | 1    | V       |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{INT}_1 - \overline{INT}_3$ ( $P6_0 - P6_2$ ), $EV_1 - EV_3$ ( $P3_0 - P3_2$ ),<br>$RxD$ ( $P3_4$ ), $S_{CLK}$ ( $P3_6$ )  | Function input level                       | 0.3          |      | 1    | V       |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{RESET}$   |  |              |      | 0.7  | V       |
| $V_{T+} - V_{T-}$ | Hysteresis $X_{IN}$   |  | 0.1          |      | 0.5  | V       |
| $I_{IL}$          | "L" input current $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ ,<br>$P3_0-P3_7$ , $P4_0-P4_7$ , $P5_0-P5_7$ ,<br>$P6_0-P6_7$ , $\overline{RESET}$ , $X_{IN}$   | $V_I = V_{SS}$                             | -5           |      | 5    | $\mu A$ |
| $I_{IH}$          | "H" input current $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ ,<br>$P3_0-P3_7$ , $P4_0-P4_7$ , $P5_0-P5_7$ ,<br>$P6_0-P6_7$ , $\overline{RESET}$ , $X_{IN}$   | $V_I = V_{CC}$                             | -5           |      | 5    | $\mu A$ |
| $V_{RAM}$         | RAM retention voltage   | At stop mode                               | 2            |      |      | V       |
| $I_{CC}$          | Supply current  | At system operation<br>$f(X_{IN}) = 10MHz$ |              | 6    | 15   | mA      |
|                   |   | At stop mode (Note 1)                      |              | 1    | 10   | $\mu A$ |

Note 1 : The terminals  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ , SYNC,  $\overline{RESET}_{OUT}$ ,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to  $V_{SS}$ . A-D converter is in the A-D completion state. The current through  $ADV_{REF}$  and  $DAV_{REF}$  is not included (Fig.6)

**A-D CONVERTER CHARACTERISTICS**

( $V_{CC} = AV_{CC} = 5V \pm 5\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -40$  to  $85^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

| Symbol        | Parameter                         | Test conditions                             | Limits    |           |           | Unit        |
|---------------|-----------------------------------|---|-----------|-----------|-----------|-------------|
|               |                                   |   | Min.      | Typ.      | Max.      |             |
| —             | Resolution                        |   |           |           | 8         | Bits        |
| —             | Absolute accuracy                 | $V_{CC} = AV_{CC} = ADV_{REF} = 5V \pm 5\%$ |           | $\pm 1.5$ | $\pm 3$   | LSB         |
| $t_{CONV}$    | Conversion time                   |   |           |           | 49        | $t_c(\phi)$ |
| $V_{IA}$      | Analog input voltage              |   | $AV_{SS}$ |           | $AV_{CC}$ | V           |
| $V_{ADVREF}$  | Reference input voltage           |   | 2         |           | $V_{CC}$  | V           |
| $R_{LADDER}$  | Ladder resistance value           | $ADV_{REF} = 5V$                            | 2         | 7.5       | 10        | $k\Omega$   |
| $I_{IADVREF}$ | Reference input current           | $ADV_{REF} = 5V$                            | 0.5       | 0.7       | 2.5       | mA          |
| $V_{AVCC}$    | Analog power supply input voltage |   |           | $V_{CC}$  |           | V           |
| $V_{AVSS}$    | Analog power supply input voltage |   |           | 0         |           | V           |

**D-A CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol       | Parameter                                | Test conditions              | Limits |      |          | Unit      |
|--------------|--|------------------------------|--------|------|----------|-----------|
|              |  |                              | Min.   | Typ. | Max.     |           |
| —            | Resolution                               |                              |        |      | 8        | Bits      |
| —            | Absolute accuracy                        | $V_{CC} = DAV_{REF} = 5.12V$ |        |      | 1.0      | %         |
| $t_{SU}$     | Setup time                               |                              |        |      | 3        | $\mu s$   |
| $R_O$        | Output resistance                        |                              | 1      | 2    | 4        | $k\Omega$ |
| $V_{AVSS}$   | Analog power supply input voltage        |                              |        | 0    |          | V         |
| $V_{DAVREF}$ | Reference input voltage                  |                              | 4      |      | $V_{CC}$ | V         |
| $I_{DAVREF}$ | Reference power input current (Each pin) |                              | 0      | 2.5  | 5        | mA        |

**TIMING REQUIREMENTS**

**Port/single-chip mode** ( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol             | Parameter                            | Test condition | Limits |     |      | Unit |
|--------------------|--------------------------------------|----------------|--------|-----|------|------|
|                    |                                      |                | Min    | Typ | Max. |      |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time             | Fig 3          | 200    |     |      | ns   |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time             |                | 200    |     |      | ns   |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time             |                | 200    |     |      | ns   |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time             |                | 200    |     |      | ns   |
| $t_{SU}(P4D-\phi)$ | Port P4 input setup time             |                | 200    |     |      | ns   |
| $t_{SU}(P5D-\phi)$ | Port P5 input setup time             |                | 200    |     |      | ns   |
| $t_{SU}(P6D-\phi)$ | Port P6 input setup time             |                | 200    |     |      | ns   |
| $t_H(\phi-P0D)$    | Port P0 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P1D)$    | Port P1 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P2D)$    | Port P2 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P3D)$    | Port P3 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P4D)$    | Port P4 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P5D)$    | Port P5 input hold time              |                | 40     |     |      | ns   |
| $t_H(\phi-P6D)$    | Port P6 input hold time              |                | 40     |     |      | ns   |
| $t_C(X_{IN})$      | External clock input cycle time      |                | 100    |     | 1000 | ns   |
| $t_W(X_{INL})$     | External clock input "L" pulse width |                | 30     |     |      | ns   |
| $t_W(X_{INH})$     | External clock input "H" pulse width |                | 30     |     |      | ns   |
| $t_r(X_{IN})$      | External clock rising edge time      |                |        |     | 20   | ns   |
| $t_f(X_{IN})$      | External clock falling edge time     |                |        |     | 20   | ns   |

**Master CPU bus interface timing (R and W separation type mode)**

( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol         | Parameter                          | Test condition | Limits |     |     | Unit |
|----------------|------------------------------------|----------------|--------|-----|-----|------|
|                |                                    |                | Min    | Typ | Max |      |
| $t_{SU}(CS-R)$ | CS setup time                      | Fig 3          | 0      |     |     | ns   |
| $t_{SU}(CS-W)$ | CS setup time                      |                | 0      |     |     | ns   |
| $t_H(R-CS)$    | CS hold time                       |                | 0      |     |     | ns   |
| $t_H(W-CS)$    | CS hold time                       |                | 0      |     |     | ns   |
| $t_{SU}(A-R)$  | A0 setup time                      |                | 40     |     |     | ns   |
| $t_{SU}(A-W)$  | A0 setup time                      |                | 40     |     |     | ns   |
| $t_H(R-A)$     | A0 hold time                       |                | 10     |     |     | ns   |
| $t_H(W-A)$     | A0 hold time                       |                | 10     |     |     | ns   |
| $t_W(R)$       | Read pulse width                   |                | 160    |     |     | ns   |
| $t_W(W)$       | Write pulse width                  |                | 160    |     |     | ns   |
| $t_{SU}(D-W)$  | Data input setup time before write |                | 100    |     |     | ns   |
| $t_H(W-D)$     | Data input hold time after write   |                | 10     |     |     | ns   |

**Master CPU bus interface timing (R/W type mode)**

( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol         | Parameter                          | Test condition | Limits |      |     | Unit |
|----------------|------------------------------------|----------------|--------|------|-----|------|
|                |                                    |                | Min.   | Typ. | Max |      |
| $t_{SU}(CS-E)$ | CS setup time                      | Fig 4          | 0      |      |     | ns   |
| $t_H(E-CS)$    | CS hold time                       |                | 0      |      |     | ns   |
| $t_{SU}(A-E)$  | A0 setup time                      |                | 40     |      |     | ns   |
| $t_H(E-A)$     | A0 hold time                       |                | 10     |      |     | ns   |
| $t_{SU}(RW-E)$ | R/W setup time                     |                | 40     |      |     | ns   |
| $t_H(E-RW)$    | R/W hold time                      |                | 10     |      |     | ns   |
| $t_W(EL)$      | Enable clock "L" pulse width       |                | 160    |      |     | ns   |
| $t_W(EH)$      | Enable clock "H" pulse width       |                | 160    |      |     | ns   |
| $t_r(E)$       | Enable clock rising edge time      |                |        |      | 25  | ns   |
| $t_f(E)$       | Enable clock falling edge time     |                |        |      | 25  | ns   |
| $t_{SU}(D-E)$  | Data input setup time before write |                | 100    |      |     | ns   |
| $t_H(E-D)$     | Data input hold time after write   |                | 10     |      |     | ns   |

**Local bus/memory expansion mode, microprocessor mode**

( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ\text{C}$ , unless otherwise noted)

| Symbol           | Parameter             | Test condition | Limits |     |     | Unit |
|------------------|-----------------------|----------------|--------|-----|-----|------|
|                  |                       |                | Min.   | Typ | Max |      |
| $t_{SU(D-\phi)}$ | Data input setup time | Fig 5          | 130    |     |     | ns   |
| $t_{H(\phi-D)}$  | Data input hold time  |                | 0      |     |     | ns   |
| $t_{SU(D-RD)}$   | Data input setup time |                | 130    |     |     | ns   |
| $t_{H(RD-D)}$    | Data input hold time  |                | 0      |     |     | ns   |

**SWITCHING CHARACTERISTICS**

**Port/single-chip mode** ( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol            | Parameter                            | Test condition | Limits |     |      | Unit |
|-------------------|--------------------------------------|----------------|--------|-----|------|------|
|                   |                                      |                | Min.   | Typ | Max. |      |
| $t_{d(\phi-P0Q)}$ | Port P0 data output delay time       | Fig 3          |        |     | 200  | ns   |
| $t_{d(\phi-P1Q)}$ | Port P1 data output delay time       |                |        |     | 200  | ns   |
| $t_{d(\phi-P2Q)}$ | Port P2 data output delay time       |                |        |     | 200  | ns   |
| $t_{d(\phi-P3Q)}$ | Port P3 data output delay time       |                |        |     | 200  | ns   |
| $t_{d(\phi-P5Q)}$ | Port P5 data output delay time       |                |        |     | 200  | ns   |
| $t_{d(\phi-P6Q)}$ | Port P6 data output delay time       |                |        |     | 200  | ns   |
| $t_C(\phi)$       | Cycle time                           |                |        | 400 | 4000 | ns   |
| $t_{W(\phi H)}$   | $\phi$ clock pulse width ("H" level) |                |        | 190 |      | ns   |
| $t_{W(\phi L)}$   | $\phi$ clock pulse width ("L" level) |                |        | 170 |      | ns   |
| $t_r(\phi)$       | $\phi$ clock rising edge time        |                |        |     | 20   | ns   |
| $t_f(\phi)$       | $\phi$ clock falling edge time       |                |        |     | 20   | ns   |

**Master CPU bus interface ( $\overline{R}$  and  $\overline{W}$  separation type mode)**

( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol          | Parameter   | Test condition | Limits |     |     | Unit |
|-----------------|---|----------------|--------|-----|-----|------|
|                 |   |                | Min    | Typ | Max |      |
| $t_{a(R-D)}$    | Data output enable time after read                        | Fig 4          |        |     | 120 | ns   |
| $t_{v(R-D)}$    | Data output disable time after read                       |                | 10     |     | 85  | ns   |
| $t_{PLH(R-PR)}$ | $\overline{P}_{RDY}$ output transmission time after read  |                |        |     | 150 | ns   |
| $t_{PLH(W-PR)}$ | $\overline{P}_{RDY}$ output transmission time after write |                |        |     | 150 | ns   |

**Master CPU bus interface ( $\overline{R/\overline{W}}$  type mode)** ( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol          | Parameter   | Test condition | Limits |      |      | Unit |
|-----------------|---|----------------|--------|------|------|------|
|                 |   |                | Min    | Typ. | Max. |      |
| $t_{a(E-D)}$    | Data output enable time after read                          | Fig 4          |        |      | 120  | ns   |
| $t_{v(E-D)}$    | Data output disable time after read                         |                | 10     |      | 85   | ns   |
| $t_{PLH(E-PR)}$ | $\overline{P}_{RDY}$ output transmission time after E clock |                |        |      | 150  | ns   |

**Local bus/memory expansion mode, microprocessor mode**

( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $85^\circ C$ , unless otherwise noted)

| Symbol             | Parameter                                 | Test condition | Limits |     |     | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
|                    |   |                | Min    | Typ | Max |      |
| $t_{d(\phi-A)}$    | address delay time after $\phi$           | Fig 5          |        |     | 150 | ns   |
| $t_{v(\phi-A)}$    | address effective time after $\phi$       |                | 10     |     |     | ns   |
| $t_{v(RD-A)}$      | address effective time after RD           |                | 10     |     |     | ns   |
| $t_{v(WR-A)}$      | address effective time after WR           |                | 10     |     |     | ns   |
| $t_{d(\phi-D)}$    | data output delay time after $\phi$       |                |        |     | 160 | ns   |
| $t_{d(WR-D)}$      | data output delay time after WR           |                |        |     | 160 | ns   |
| $t_{v(\phi-D)}$    | data output effective time after $\phi$   |                | 20     |     |     | ns   |
| $t_{v(WR-D)}$      | data output effective time after WR       |                | 20     |     |     | ns   |
| $t_{d(\phi-RW)}$   | R/ $\overline{W}$ delay time after $\phi$ |                |        |     | 150 | ns   |
| $t_{d(\phi-SYNC)}$ | SYNC delay time after $\phi$              |                |        |     | 150 | ns   |
| $t_{w(RD)}$        | RD pulse width                            |                |        | 170 |     | ns   |
| $t_{w(WR)}$        | WR pulse width                            |                |        | 170 |     | ns   |

TEST CONDITION

Input voltage level :  $V_{IH}$  2.4V  
 $V_{IL}$  0.45V  
 Output test level :  $V_{OH}$  2.0V  
 $V_{OL}$  0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6  $I_{CC}$  (at STOP mode) test condition

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note :  $V_{IH}=0.8V_{CC}$ ,  $V_{IL}=0.16V_{CC}$  of  $X_{IN}$


Master CPU bus interface/  $\overline{R}$  and  $\overline{W}$  separation type timing diagram

Read






Write



Master CPU interface/ R/W type timing diagram



Local bus timing diagram

