

MITSUBISHI MICROCOMPUTERS M37450M4TXXXSP/J

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

DESCRIPTION

The M37450M4TXXXSP/J is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 84-pin plastic molded QFJ (PLCC).

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences between the M37450M4TXXXSP/J and the M37450M4-XXXSP/FP are some electrical characteristics, the expansion of operating temperature range, and the package.


The number of analog input pins for the 84-pin PLCC (J version) is different from the 64-pin model (SP version). In addition, the 84-pin model has special pins for RD, WR, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.

FEATURES


- Number of basic instructions 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size
ROM 8192 bytes
RAM 256 bytes
- Instruction execution time
(minimum instructions at 10MHz frequency) 0.8μs
- Single power supply 5V±10%
- Power dissipation normal operation mode
(at 10MHz frequency) 30mW
- Subroutine nesting 96 levels max
- Interrupt 15 events
- Master CPU interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFJ)
- D-A converter (8-bit resolution) 2 channels
- PWM output (8 bit or 16 bit) 1
- Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6) 48
- Input port (Port P4) 3(DIP), 8(QFJ)
- Output ports (Ports D-A₁, D-A₂) 2

APPLICATION

Slave controller for PPCs, facsimiles, and page printers.
HDD, optical disk, inverter, and industrial motor controllers.
Industrial robots and machines.




M37450M4TXXXJ BLOCK DIAGRAM



EXTENDED OPERATING TEMPERATURE VERSION OF M37450M4-XXXXSP

MITSUBISHI MICROCOMPUTERS
M37450M4TXXXSP/J

M37450M4TXXXSP BLOCK DIAGRAM



EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

MITSUBISHI MICROCOMPUTERS
M37450M4TXXXSP/J

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

FUNCTIONS OF M37450M4TXXXSP/J

Parameter		Functions
Number of basic instructions		71 (69 MELPS 740 basic instructions+2)
Instruction execution time		0.8 μ s (minimum instructions, at 10MHz of frequency)
Clock frequency		10MHz (max.)
Memory size	ROM	8192 bytes
	RAM	256 bytes
Input/Output ports	P0-P3, P5, P6	I/O
	P4	Input
	D-A	Output
Serial I/O		UART or clock synchronous
Timers		16-bit timer \times 3, 8-bit timer (serial I/O baud rate generator) \times 1
A-D converter		8-bit \times 3 channels (8 channels for 84-pin model)
D-A converter		8-bit \times 2 channels
Pulse width modulator		8-bit or 16-bit \times 1
Data bus buffer		1-byte input and output each
Subroutine nesting		96-levels (max.)
Interrupt		6 external interrupts, 8 internal interrupts 1 software interrupt
Clock generating circuit		Built-in (ceramic or quartz crystal oscillator)
Supply voltage		5V \pm 10%
Power dissipation		30mW (at 10MHz frequency)
Input/Output characters	Input/Output voltage	5V
	Output current	\pm 5mA (max.)
Memory expansion		Possible
Operating temperature range		-40 to 85 $^{\circ}$ C
Device structure		CMOS silicon gate
Package	M37450M4TXXXSP	64-pin shrink plastic molded DIP
	M37450M4TXXXJ	84-pin plastic molded QFJ (PLCC)

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS}
CNV _{SS}	CNV _{SS}		Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC}
$\overline{\text{RESET}}$	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
X _{OUT}	Clock output	Output	
ϕ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
$\overline{\text{R/W}}$	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write.
P0 ₀ -P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
P1 ₀ -P1 ₇	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.
P2 ₀ -P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode.
P3 ₀ -P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program.
P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇)	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins.
P5 ₀ -P5 ₇	I/O port P5	I/O	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 ₀ -P6 ₇	I/O port P6	I/O	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ to P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ to P6 ₂ may be programmed as external interrupt input pins.
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output.
V _{REF}	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only.
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 84-pin model only.
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 84-pin model only.
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied.
AV _{CC}	Analog power supply		Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally.
$\overline{\text{RD}}$	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 84-pin model only.
$\overline{\text{WR}}$	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 84-pin model only.
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 84-pin model only.

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage	With respect to V _{SS} Output transistors are at "off" state	-0.3 to 7	V
V _I	Input voltage X _{IN} , RESET		-0.3 to 7	V
V _I	Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC}		-0.3 to V _{CC} +0.3	V
V _I	Input voltage CNV _{SS}		-0.3 to 13	V
V _O	Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , X _{OUT} , φ R/W, RD, WR, SYNC, RESET _{OUT}		-0.3 to V _{CC} +0.3	V
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating temperature		-40 to 85	°C
T _{stg}	Storage temperature		-65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=-40 to 85°C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	"H" input voltage RESET, X _{IN} , CNV _{SS} (Note 1)	0.8V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1)	2.0		V _{CC}	V
V _{IL}	"L" input voltage CNV _{SS} (Note 1)	0		0.2V _{CC}	V
V _{IL}	"L" input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (expect Note 1)	0		0.8	V
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN}	0		0.16V _{CC}	V
I _{OL(peak)}	"L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇			10	mA
I _{OL(avg)}	"L" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2)			5	mA
I _{OH(peak)}	"H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇			-10	mA
I _{OH(avg)}	"H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ (Note 2)			-5	mA
f(X _{IN})	Internal clock oscillating frequency	1		10	MHz

Note 1 : Ports operating as special function pins INT₁-INT₃(P6₀-P6₂), EV₁-EV₃(P3₀-P3₂), RxD(P3₄), S_{CLK}(P3₆)

2 : I_{OL(avg)} and I_{OH(avg)} are the average current in 100ms.

3 : The total of I_{OL} of Port P0, P1 and P2 should be 40mA (max)

The total of I_{OL} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and φ should be 40mA (max)

The total of I_{OH} of Port P0, P1, and P2 should be 40mA (max)

The total of I_{OH} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR, and φ should be 40mA (max)

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

ELECTRIC CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, $f(X_{IN})=10MHz$)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ.	Max.	
V_{OH}	"H" output voltage \overline{RD} , \overline{WR} , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , ϕ	$I_{OH} = -2$ mA	$V_{CC}-1$			V
V_{OH}	"H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$	$I_{OH} = -5$ mA	$V_{CC}-1$			V
V_{OL}	"L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RD} , \overline{WR} , R/\overline{W} , \overline{SYNC} , \overline{RESET}_{OUT} , ϕ	$I_{OL} = 2$ mA			0.45	V
V_{OL}	"L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P5_0-P5_7$, $P6_0-P6_7$	$I_{OL} = 5$ mA			1	V
$V_{T+} - V_{T-}$	Hysteresis $\overline{INT}_1-\overline{INT}_3(P6_0-P3_2)$, $\overline{RxD}(P3_4)$, $\overline{S}_{CLK}(P3_6)$	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis \overline{RESET}				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X_{IN}		0.1		0.5	V
I_{IL}	"L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN}	$V_i = V_{SS}$	-5		5	μA
I_{IH}	"H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$, $P4_0-P4_7$, $P5_0-P5_7$, $P6_0-P6_7$, \overline{RESET} , X_{IN}	$V_i = V_{CC}$	-5		5	μA
V_{RAM}	RAM retention voltage	At stop mode	2			V
I_{CC}	Supply current	$f(X_{IN})=10MHz$ At system operation		6	15	mA
		At stop mode (Note 1)		1	10	μA

Note 1 : The terminals \overline{RD} , \overline{WR} , \overline{SYNC} , R/\overline{W} , \overline{RESET}_{OUT} , ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through \overline{ADV}_{REF} and \overline{DAV}_{REF} is not included (Fig 4)

A-D CONVERTER CHARACTERISTICS

($V_{CC}=AV_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-40$ to $85^\circ C$, $f(X_{IN})=10MHz$ unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC}=AV_{CC}=\overline{ADV}_{REF}=5V\pm 10\%$		± 1.5	± 3	LSB
t_{CONV}	Conversion time				49	$t_{c(\phi)}$
V_{IA}	Analog input voltage		AV_{SS}		AV_{CC}	V
V_{ADVREF}	Reference input voltage		2		V_{CC}	V
R_{LADDER}	Ladder resistance value	$\overline{ADV}_{REF} = 5V$	2	7.5	10	k Ω
I_{ADVREF}	Reference input current	$\overline{ADV}_{REF} = 5V$	0.5	0.7	2.5	mA
V_{AVCC}	Analog power supply input voltage			V_{CC}		V
V_{AVSS}	Analog power supply input voltage			0		V

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $V_{SS}=AV_{SS}=0V$, $T_a=-40$ to $85^\circ C$ unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution				8	Bits
—	Full scale deviation	$V_{CC}=\overline{DAV}_{REF}=5V$			1.0	%
t_{SU}	Set time				3	μs
R_O	Output resistance		1	2	4	k Ω
V_{AVSS}	Analog power supply input voltage			0		V
V_{DAVREF}	Reference input voltage		4		V_{CC}	V
I_{DAVREF}	Reference power input current (Each pin)		0	2.5	5	mA

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TIMING REQUIREMENTS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ	Max.	
$t_{SU}(P0D-\phi)$	Port P0 input setup time	Fig.1	200			ns
$t_{SU}(P1D-\phi)$	Port P1 input setup time		200			ns
$t_{SU}(P2D-\phi)$	Port P2 input setup time		200			ns
$t_{SU}(P3D-\phi)$	Port P3 input setup time		200			ns
$t_{SU}(P4D-\phi)$	Port P4 input setup time		200			ns
$t_{SU}(P5D-\phi)$	Port P5 input setup time		200			ns
$t_{SU}(P6D-\phi)$	Port P6 input setup time		200			ns
$t_H(\phi-P0D)$	Port P0 input hold time		40			ns
$t_H(\phi-P1D)$	Port P1 input hold time		40			ns
$t_H(\phi-P2D)$	Port P2 input hold time		40			ns
$t_H(\phi-P3D)$	Port P3 input hold time		40			ns
$t_H(\phi-P4D)$	Port P4 input hold time		40			ns
$t_H(\phi-P5D)$	Port P5 input hold time		40			ns
$t_H(\phi-P6D)$	Port P6 input hold time		40			ns
$t_C(X_{IN})$	External clock input cycle time				1000	ns
$t_W(X_{INL})$	External clock input "L" pulse width					ns
$t_W(X_{INH})$	External clock input "H" pulse width					ns
$t_r(X_{IN})$	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

Master CPU bus interface timing (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ	Max	
$t_{SU}(CS-\overline{R})$	\overline{CS} setup time	Fig 2	0			ns
$t_{SU}(CS-\overline{W})$	\overline{CS} setup time		0			ns
$t_H(\overline{R}-CS)$	\overline{CS} hold time		0			ns
$t_H(\overline{W}-CS)$	\overline{CS} hold time		0			ns
$t_{SU}(A-\overline{R})$	A0 setup time		40			ns
$t_{SU}(A-\overline{W})$	A0 setup time		40			ns
$t_H(\overline{R}-A)$	A0 hold time		10			ns
$t_H(\overline{W}-A)$	A0 hold time		10			ns
$t_W(\overline{R})$	Read pulse width		160			ns
$t_W(\overline{W})$	Write pulse width		160			ns
$t_{SU}(D-\overline{W})$	Date input setup time before write		100			ns
$t_H(\overline{W}-D)$	Date input hold time after write		10			ns

Master CPU bus interface timing (R/\overline{W} type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{SU}(CS-E)$	\overline{CS} setup time	Fig 2	0			ns
$t_H(E-CS)$	\overline{CS} hold time		0			ns
$t_{SU}(A-E)$	A0 setup time		40			ns
$t_H(E-A)$	A0 hold time		10			ns
$t_{SU}(R\overline{W}-E)$	R/\overline{W} setup time		40			ns
$t_H(E-R\overline{W})$	R/\overline{W} hold time		10			ns
$t_W(EL)$	Enable clock "L" pulse width		160			ns
$t_W(EH)$	Enable clock "H" pulse width		160			ns
$t_r(E)$	Enable clock rising edge time				25	ns
$t_f(E)$	Enable clock falling edge time				25	ns
$t_{SU}(D-E)$	Data input setup time before write		100			ns
$t_H(E-D)$	Data input hold time after write		10			ns

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to 85°C , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ.	Max	
$t_{SU(D-\phi)}$	Data input setup time	Fig 3	130			ns
$t_{H(\phi-D)}$	Data input hold time		0			ns
$t_{SU(D-RD)}$	Data input setup time		130			ns
$t_{H(RD-D)}$	Data input hold time		0			ns

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

SWITCHING CHARACTERISTICS

Port/single-chip mode ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{d(\phi-P0Q)}$	Port P0 data output delay time	Fig.3			200	ns
$t_{d(\phi-P1Q)}$	Port P1 data output delay time				200	ns
$t_{d(\phi-P2Q)}$	Port P2 data output delay time				200	ns
$t_{d(\phi-P3Q)}$	Port P3 data output delay time				200	ns
$t_{d(\phi-P5Q)}$	Port P5 data output delay time				200	ns
$t_{d(\phi-P6Q)}$	Port P6 data output delay time				200	ns
$t_C(\phi)$	Cycle time		400		4000	ns
$t_{W(\phi H)}$	ϕ clock pulse width ("H" level)		190			ns
$t_{W(\phi L)}$	ϕ clock pulse width ("L" level)		170			ns
$t_r(\phi)$	ϕ clock rising edge time				20	ns
$t_f(\phi)$	ϕ clock falling edge time				20	ns

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{a(R-D)}$	Data output enable time after read	Fig.4			120	ns
$t_{v(R-D)}$	Data output disable time after read		10		85	ns
$t_{PLH(R-PR)}$	\overline{PRDY} output transmission time after read				150	ns
$t_{PLH(W-PR)}$	\overline{PRDY} output transmission time after write				150	ns

Master CPU bus interface ($\overline{R/\overline{W}}$ type mode) ($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{a(E-D)}$	Data output enable time after read	Fig.4			120	ns
$t_{v(E-D)}$	Data output disable time after read		10		85	ns
$t_{PLH(E-PR)}$	\overline{PRDY} output transmission time after E clock				150	ns

Local bus/memory expansion mode, microprocessor mode

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=-40$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{d(\phi-A)}$	Address delay time after ϕ	Fig.40			150	ns
$t_{v(\phi-A)}$	Address effective time after ϕ		10			ns
$t_{v(RD-A)}$	Address effective time after RD		10			ns
$t_{v(WR-A)}$	Address effective time after \overline{WR}		10			ns
$t_{d(\phi-D)}$	Data output delay time after ϕ				160	ns
$t_{d(WR-D)}$	Data output delay time after \overline{WR}				160	ns
$t_{v(\phi-D)}$	Data output effective time after ϕ		20			ns
$t_{v(WR-D)}$	Data output effective time after \overline{WR}		20			ns
$t_{d(\phi-RW)}$	$\overline{R/\overline{W}}$ delay time after ϕ				150	ns
$t_{d(\phi-SYNC)}$	\overline{SYNC} delay time after ϕ				150	ns
$t_{W(RD)}$	\overline{RD} pulse width		170			ns
$t_{W(WR)}$	\overline{WR} pulse width		170			ns

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TEST CONDITION

Input voltage level : V_{IH} 2.4V
 V_{IL} 0.45V
 Output test level : V_{OH} 2.0V
 V_{OL} 0.8V




Fig. 1 Test circuit in single-chip mode




Fig. 2 Master CPU bus interface test circuit




Fig. 3 Local bus test circuit





Fig. 4 I_{CC} (at stop mode) test condition

EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}


Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram

Read




EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Write



Master CPU interface/ R/W type timing diagram



EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

Local bus timing diagram

