

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP**DESCRIPTION**

The M37450PFS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP. The M37450PFS, being housed in a piggyback-type 80-pin plastic QFP is compatible with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

There is a 32-pin socket on the upper surface so that the outline is LCC-32C-A01 and 27C256 EPROM may be used. The M37450PSS simplifies the development of programs for the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP and is excellent for making prototypes.


FEATURES

- Difference with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP is:
 - (1) ROMless, EPROM is attached externally.
 - (2) Suitable EPROM is that the outline is LCC-32C-A01 and 27C256

APPLICATION

Development of programs for the following systems:

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS}
CNV _{SS}	CNV _{SS}		Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC}
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open
X _{OUT}	Clock output	Output	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
P0 ₀ -P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode
P1 ₀ -P1 ₇	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same function as port P0. The high-order bits of the address are output except in single-chip mode
P2 ₀ -P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same function as P0. Used as data bus except in single-chip mode
P3 ₀ -P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same function as P0. Serial I/O, PWM output, or even I/O function can be selected with a program
P4 ₀ -P4 ₇	Input port P4	Input	Analog input pin for the A-D converter. They may also be used as digital input pins
P5 ₀ -P5 ₇	I/O port P5	I/O	Port P5 is an 8-bit I/O port and has basically the same function as P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program
P6 ₀ -P6 ₇	I/O port P6	I/O	Port P6 is an 8-bit I/O port and has basically the same function as P0. Pins P6 ₃ to P6 ₇ change to control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ to P6 ₂ may be programmed as external interrupt input pins
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter
AV _{CC}	Analog power supply		Power supply input pin for A-D converter
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components
A ₀ -A ₁₄	Output port A	Output	Port A outputs the addresses to the EPROM mounted on the top of the package
D ₀ -D ₇	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

**EXPLANATION OF FUNCTION BLOCK
OPERATION**

The differences between the M37450PFS and the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP are explained below. As all other points are the same, only the differences are explained.

MEMORY

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are 8000_{16} to $FFFF_{16}$, having 32K bytes. Internal RAMs are provided from 0000_{16} to $00BF_{16}$ (192 bytes) and from 0100_{16} to $01FF_{16}$ (256 bytes) for a total of 448 bytes. However, the 64-byte area from $01C0_{16}$ to $01FF_{16}$ cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.




Fig. 1 Memory map

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

00D0 ₁₆	Port P0 register	00E8 ₁₆	Serial I/O control register
00D1 ₁₆	Port P0 directional register	00E9 ₁₆	UART control register
00D2 ₁₆	Port P1 register	00EA ₁₆	Baud rate generator
00D3 ₁₆	Port P1 directional register	00EB ₁₆	PWM register (lower-byte)
00D4 ₁₆	Port P2 register	00EC ₁₆	PWM register (higher-byte)
00D5 ₁₆	Port P2 directional register	00ED ₁₆	Timer 1 control register
00D6 ₁₆	Port P3 register	00EE ₁₆	Timer 2 control register
00D7 ₁₆	Port P3 directional register	00EF ₁₆	Timer 3 control register
00D8 ₁₆	Port P4 register	00F0 ₁₆	Timer 1 register (lower-byte)
00D9 ₁₆	Reserved	00F1 ₁₆	Timer 1 register (higher-byte)
00DA ₁₆	Port P5 register	00F2 ₁₆	Timer 1 latch (lower-byte)
00DB ₁₆	Port P5 directional register	00F3 ₁₆	Timer 1 latch (higher-byte)
00DC ₁₆	Port P6 register	00F4 ₁₆	Timer 2 register (lower-byte)
00DD ₁₆	Port P6 directional register	00F5 ₁₆	Timer 2 register (higher-byte)
00DE ₁₆	MISRG1	00F6 ₁₆	Timer 2 latch (lower-byte)
00DF ₁₆	MISRG2	00F7 ₁₆	Timer 2 latch (higher-byte)
00E0 ₁₆	D-A1 register	00F8 ₁₆	Timer 3 register (lower-byte)
00E1 ₁₆	D-A2 register	00F9 ₁₆	Timer 3 register (higher-byte)
00E2 ₁₆	A-D register	00FA ₁₆	Timer 3 latch (lower-byte)
00E3 ₁₆	A-D control register	00FB ₁₆	Timer 3 latch (higher-byte)
00E4 ₁₆	Data bus buffer register	00FC ₁₆	Interrupt request register 1
00E5 ₁₆	Data bus buffer status register	00FD ₁₆	Interrupt request register 2
00E6 ₁₆	Receive/transfer buffer register	00FE ₁₆	Interrupt control register 1
00E7 ₁₆	Serial I/O status register	00FF ₁₆	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

PROCESSOR MODE

External memory area differs from the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

Figure 3 shows the external memory area when the M37450PFS is in the memory expanding mode and Figure 4 shows the external memory area when the M37450PFS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding area




Fig. 4 Memory map in microprocessor mode

PRECAUTION FOR USE

(1) Program area

When developing programs on the M37450PFS, the ROM and sizes of the M37450M2-XXXFP, M37450M4-XXXFP, and M37450M8-XXXFP must be considered.

For the M37450M2-XXXFP, use the M37450PFS ROM program area from F000₁₆ to FFFF₁₆. (Write the program from 7000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXFP is 128 bytes from 0000₁₆ to 0007F₁₆.

For the M37450M4-XXXFP, use the M37450PFS ROM program area from E000₁₆ to FFFF₁₆. (Write the program from 6000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXFP is 192 bytes from 0000₁₆ to 00BF₁₆ and 64 bytes from 0100₁₆ to 013F₁₆ for a total of 256 bytes.

For the M37450M8-XXXFP, use the M37450PFS ROM program area from C000₁₆ to FFFF₁₆. (Write the program from 4000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXFP is 192 bytes from 0000₁₆ to 00BF₁₆ and 192 bytes from 0100₁₆ to 01BF₁₆ for a total of 384 bytes.

The 64 byte area from 01C0₁₆ to 01FF₁₆ can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device.

(2) External memory

When developing programs, note that the external memory area of the M37450PFS is as described in the previous section.

(3) EPROM orientation

Figure 5 shows the orientation when mounting the LCC type EPROM on the M37450PFS. Insert the EPROM firmly until it hits bottom.

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP




Fig. 5 EPROM orientation

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS} Output transistors are at "OFF" state	-0.3 to 7	V
V_I	Input voltage \overline{RESET}, X_{IN}		-0.3 to 7	V
V_I	Input voltage $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{4_0}\text{-}P_{4_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}, \overline{ADV}_{RFF}, \overline{DAV}_{RFF}, \overline{AV}_{CC}$		-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage CNV_{SS}		-0.3 to 13	V
V_O	Output voltage $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}, X_{OUT}, \phi, \overline{RD}, \overline{WR}, \overline{RESET}_{OUT}, \overline{SYNC}$		-0.3 to $V_{CC}+0.3$	V
P_d	Power dissipation	$T_a=25^\circ\text{C}$	500	mW
T_{opr}	Operating temperature		-10 to 70	°C
T_{stg}	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 5\text{V}\pm10\%$, $T_a = -10$ to 70°C , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	.5	5.5	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" input voltage $\overline{RESET}, X_{IN}, CNV_{SS}$ (Note1)	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{4_0}\text{-}P_{4_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$ (except Note1)	2.0		V_{CC}	V
V_{IL}	"L" input voltage CNV_{SS} (Note1)	0		0.2 V_{CC}	V
V_{IL}	"L" input voltage $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{4_0}\text{-}P_{4_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$ (except Note1)	0		0.8	V
V_{IL}	"L" input voltage \overline{RESET}	0		0.12 V_{CC}	V
V_{IL}	"L" input voltage X_{IN}	0		0.16 V_{CC}	V
$I_{OL(peak)}$	"L" peak output current $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$			10	mA
$I_{OL(avrg)}$	"L" average output current $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$ (Note2)			5	mA
$I_{OH(peak)}$	"H" peak output current $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$			-10	mA
$I_{OH(avrg)}$	"H" average output current $P_{0_0}\text{-}P_{0_7}, P_{1_0}\text{-}P_{1_7}, P_{2_0}\text{-}P_{2_7}, P_{3_0}\text{-}P_{3_7}, P_{5_0}\text{-}P_{5_7}, P_{6_0}\text{-}P_{6_7}$ (Note2)			-5	mA
$f(X_{IN})$	Clock oscillating frequency	1		10	MHz

Note 1 : Ports operate as INT₁-INT₃(P_{6_0}-P_{6_2}), EV₁-EV₃(P_{3_0}-P_{3_2}), Rx/D(P_{3_4}) and S_{CLK}(P_{3_8})

2 : The average output current $I_{OH(avrg)}$ and $I_{OL(avrg)}$ are the average value during a 100ms

3 : The total of "L" output $I_{OL(peak)}$ of port P0, P1 and P2 is 40mA max

The total of "H" output $I_{OH(peak)}$ of port P0, P1 and P2 is 40mA max.

The total of "L" output $I_{OL(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is 40mA max.

The total of "H" output $I_{OH(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is 40mA max

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -10$ to $70^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	"H" output RD, WR, SYNC, RESET _{OUT} , ϕ	$I_{OH} = -2mA$	$V_{CC} - 1$			V
V_{OH}	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	$I_{OH} = -5mA$	$V_{CC} - 1$			V
V_{OL}	"L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , R/W, RD, WR, SYNC, RESET _{OUT} , ϕ	$I_{OL} = 2mA$			0.45	V
V_{OL}	"L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	$I_{OL} = 5mA$			1	V
$V_{T+} - V_{T-}$	Hysteresis INT ₁ -INT ₃ (P6 ₀ -P6 ₂), EV ₁ -EV ₃ (P3 ₀ -P3 ₂), RxD(P3 ₄), SCLK(P3 ₅)	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I_{IL}	"L" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN}	$V_i = V_{SS}$	-5		5	μA
I_{IH}	"H" Input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , RESET, X _{IN}	$V_i = V_{CC}$	-5		5	μA
V_{RAM}	RAM retention voltage	At stop mode	2			V
I_{CC}	Supply current	At system operation $f(X_{IN}) = 10MHz$ (Note 1)		6	10	mA

Note 1 : Only for M37450PFS (not contact in EPROM dissipation current)

A-D CONVERTER CHARACTERISTICS ($V_{CC} = AV_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$		± 1.5	± 3	LSB
t_{CONV}	Conversion time				49	$t_c(\phi)$
V_{IA}	Analog input voltage		AV_{SS}	AV_{CC}		V
V_{ADVREF}	Reference analog input voltage		2	V_{CC}		V
R_{LADDER}	Ladder resistance value	$ADV_{REF} = 5V$	2	7.5	10	$k\Omega$
$I_{IADVREF}$	Reference analog input current	$ADV_{REF} = 5V$	0.5	0.7	2.5	mA
V_{AVCC}	Analog power input			V_{CC}		V
V_{AVSS}	Analog power input				0	V

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = DAV_{REF} = 5.12V$			1.0	%
t_{SU}	Setup time				3	μs
R_O	Output resistance		1	2	4	$k\Omega$
V_{AVSS}	Analog power input				0	V
V_{DAVREF}	Analog power input		4	V_{CC}		V
I_{DAVREF}	Reference power input current (Each pin)		0	2.5	5	mA