

# M37450PSS

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

## DESCRIPTION

The M37450PSS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP. The M37450PSS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

There is a 28-pin socket on the upper surface so that the M5M27C256K-12 or the M5M27C256K-15 EPROM may be used.

The M37450PSS simplifies the development of programs for the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP and is excellent for making prototypes.

## FEATURES

- Differences with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are:


- (1) ROMless, EPROM is attached externally.
- (2) Suitable EPROM is M5M27C256K-12, M5M27C256K-15.

## APPLICATION

Development of programs for the following systems;

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines

## PIN CONFIGURATION (TOP VIEW)



Outline 64S1M

The symbol "○" indicates sockets for EPROM

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

**PIN DESCRIPTION**

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±10% to V <sub>CC</sub> and 0V to V <sub>SS</sub>
CNV <sub>SS</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>
$\overline{\text{RESET}}$	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V <sub>CC</sub> conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins If an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open
X <sub>OUT</sub>	Clock output	Output	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/ $\overline{\text{W}}$	Read/Write status output	Output	This signal determines the direction of the data bus It is "H" during read and "L" during write
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output The output structure is CMOS output The low-order bits of the address are output except in single-chip mode
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same function as port P0 The high-order bits of the address are output except in single-chip mode
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same function as P0 Used as data bus except in single-chip mode
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same function as P0 Serial I/O, PWM output, or even I/O function can be selected with a program
P4 <sub>0</sub> -P4 <sub>2</sub>	Input port P4	Input	Analog input pin for the A-D converter They may also be used as digital input pins
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	I/O	Port P5 is an 8-bit I/O port and has basically the same function as P0 This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	I/O	Port P6 is an 8-bit I/O port and has basically the same function as P0 Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to control bus for the master CPU when slave mode is selected with a program Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be programed as external interrupt input pins
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter
A <sub>0</sub> -A <sub>14</sub>	Output port A	Output	Port A outputs the addresses to the EPROM mounted on the top of the package
D <sub>0</sub> -D <sub>7</sub>	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

**EXPLANATION OF FUNCTION BLOCK OPERATION**

The differences between the M37450PSS and the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are explained below. As all other points are the same, only the differences are explained.

**MEMORY**

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are  $8000_{16}$  to  $FFFF_{16}$ , having 32K bytes. Internal RAMs are provided from  $0000_{16}$  to  $00BF_{16}$  (192 bytes) and from  $0100_{16}$  to  $01FF_{16}$  (256 bytes) for a total of 448 bytes. However, the 64-byte area from  $01C0_{16}$  to  $01FF_{16}$  cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP




Fig. 1 Memory map

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

00D0 <sub>16</sub>	Port P0 register	00E8 <sub>16</sub>	Serial I/O control register
00D1 <sub>16</sub>	Port P0 directional register	00E9 <sub>16</sub>	UART control register
00D2 <sub>16</sub>	Port P1 register	00EA <sub>16</sub>	Baud rate generator
00D3 <sub>16</sub>	Port P1 directional register	00EB <sub>16</sub>	PWM register (lower-byte)
00D4 <sub>16</sub>	Port P2 register	00EC <sub>16</sub>	PWM register (higher-byte)
00D5 <sub>16</sub>	Port P2 directional register	00ED <sub>16</sub>	Timer 1 control register
00D6 <sub>16</sub>	Port P3 register	00EE <sub>16</sub>	Timer 2 control register
00D7 <sub>16</sub>	Port P3 directional register	00EF <sub>16</sub>	Timer 3 control register
00D8 <sub>16</sub>	Port P4	00F0 <sub>16</sub>	Timer 1 register (lower-byte)
00D9 <sub>16</sub>	Reserved	00F1 <sub>16</sub>	Timer 1 register (higher-byte)
00DA <sub>16</sub>	Port P5 register	00F2 <sub>16</sub>	Timer 1 latch (lower-byte)
00DB <sub>16</sub>	Port P5 directional register	00F3 <sub>16</sub>	Timer 1 latch (higher-byte)
00DC <sub>16</sub>	Port P6 register	00F4 <sub>16</sub>	Timer 2 register (lower-byte)
00DD <sub>16</sub>	Port P6 directional register	00F5 <sub>16</sub>	Timer 2 register (higher-byte)
00DE <sub>16</sub>	MISRG1	00F6 <sub>16</sub>	Timer 2 latch (lower-byte)
00DF <sub>16</sub>	MISRG2	00F7 <sub>16</sub>	Timer 2 latch (higher-byte)
00E0 <sub>16</sub>	D-A1 register	00F8 <sub>16</sub>	Timer 3 register (lower-byte)
00E1 <sub>16</sub>	D-A2 register	00F9 <sub>16</sub>	Timer 3 register (higher-byte)
00E2 <sub>16</sub>	A-D register	00FA <sub>16</sub>	Timer 3 latch (lower-byte)
00E3 <sub>16</sub>	A-D control register	00FB <sub>16</sub>	Timer 3 latch (higher-byte)
00E4 <sub>16</sub>	Data bus buffer register	00FC <sub>16</sub>	Interrupt request register 1
00E5 <sub>16</sub>	Data bus buffer status register	00FD <sub>16</sub>	Interrupt request register 2
00E6 <sub>16</sub>	Receive/transfer buffer register	00FE <sub>16</sub>	Interrupt control register 1
00E7 <sub>16</sub>	Serial I/O status register	00FF <sub>16</sub>	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

**PROCESSOR MODE**

External memory area differs from the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

Figure 3 shows the external memory area when the M37450PSS is in the memory expanding mode and Fig. 4 shows the external memory area when the M37450PSS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding mode




Fig. 4 Memory map in microprocessor mode

**PRECAUTION FOR USE**

(1) Program area

When developing programs on the M37450PSS, the ROM and RAM sizes of the M37450M2-XXXSP, M37450M4-XXXSP, and M37450M8-XXXSP must be considered.

For the M37450M2-XXXSP, use the M37450PSS ROM program area from F000<sub>16</sub> to FFFF<sub>16</sub>. (Write the program from 7000<sub>16</sub> to 7FFF<sub>16</sub> on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXSP is 128 bytes from 0000<sub>16</sub> to 007F<sub>16</sub>.

For the M37450M4-XXXSP, use the M37450PSS ROM program area from E000<sub>16</sub> to FFFF<sub>16</sub>. (Write the program from 6000<sub>16</sub> to 7FFF<sub>16</sub> on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXSP is 192 bytes from 0000<sub>16</sub> to 00BF<sub>16</sub> and 64 bytes from 0100<sub>16</sub> to 013F<sub>16</sub> for a total of 256 bytes.

For the M37450M8-XXXSP, use the M37450PSS ROM program area from C000<sub>16</sub> to FFFF<sub>16</sub>. (Write the program from 4000<sub>16</sub> to 7FFF<sub>16</sub> on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXSP is 192 bytes from 0000<sub>16</sub> to 00BF<sub>16</sub> and 192 bytes from 0100<sub>16</sub> to 01BF<sub>16</sub> for a total of 384 bytes.

The 64 byte area from 01C0<sub>16</sub> to 01FF<sub>16</sub> can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device

(2) External memory

When developing programs, note that the external memory area of the M37450PSS is as described in the previous section.

PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub> Output transistors are at "OFF" state	-0.3 to 7	V
V <sub>I</sub>	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	V
V <sub>I</sub>	Input voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , V <sub>RAFF</sub>		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage CNV <sub>SS</sub>		-0.3 to 13	V
V <sub>O</sub>	Output voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , φ, R/W, SYNC		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>Opr</sub>	Operating temperature		-10 to 70	°C
T <sub>stg</sub>	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (V<sub>CC</sub> = 5V±10%, T<sub>a</sub> = -10 to 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub> (Note1)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage CNV <sub>SS</sub> (Note1)	0		0.2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)	0		0.8	V
V <sub>IL</sub>	"L" input voltage RESET	0		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>OL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL(avg)</sub>	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)			5	mA
I <sub>OH(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>OH(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)			-5	mA
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz

- Note 1 : Ports operate as INT<sub>1</sub>-INT<sub>3</sub>(P6<sub>0</sub>-P6<sub>2</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P3<sub>0</sub>-P3<sub>2</sub>), R<sub>X</sub>D(P3<sub>4</sub>) and S<sub>CLK</sub>(P3<sub>6</sub>)  
 2 : The average output current I<sub>OH(avg)</sub> and I<sub>OL(avg)</sub> are the average value during a 100ms  
 3 : The total of "L" output I<sub>OL(peak)</sub> of port P0, P1 and P2 is 40mA max  
 The total of "H" output I<sub>OH(peak)</sub> of port P0, P1 and P2 is 40mA max  
 The total of "L" output I<sub>OL(peak)</sub> of port P3, P5, P6, R/W, SYNC and φ is 40mA max  
 The total of "H" output I<sub>OH(peak)</sub> of port P3, P5, P6, R/W, SYNC and φ is 40mA max

**PIGGYBACK for M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -10$  to  $70^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{OH}$	"H" output R/W, SYNC, $\phi$	$I_{OH} = -2mA$	$V_{CC} - 1$			V
$V_{OH}$	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OH} = -5mA$	$V_{CC} - 1$			V
$V_{OL}$	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , R/W, SYNC, $\phi$	$I_{OL} = 2mA$			0.45	V
$V_{OL}$	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OL} = 5mA$			1	V
$V_{T+} - V_{T-}$	Hysteresis INT <sub>1</sub> -INT <sub>3</sub> (P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ), R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	V
$I_{IL}$	"L" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_I = V_{SS}$	-5		5	$\mu A$
$I_{IH}$	"H" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_I = V_{CC}$	-5		5	$\mu A$
$V_{RAM}$	RAM retention voltage	At stop mode	2			V
$I_{CC}$	Supply current	At system operation $f(X_{IN}) = 10MHz$ (Note 1)		6	10	mA

Note 1 : Only for M37450PSS (not contact in EPROM dissipation current)

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = 25^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max.	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = V_{REF} = 5.12V$		$\pm 1.5$	$\pm 3$	LSB
$t_{CONV}$	Conversion time				49	$t_C(\phi)$
$V_{IA}$	Analog input voltage		$AV_{SS}$		$AV_{CC}$	V
$V_{VREF}$	Reference analog input voltage		2		$V_{CC}$	V
$R_{LADDER}$	Ladder resistance value	$V_{REF} = 5V$	2	7.5	10	k $\Omega$
$I_{VREF}$	Reference analog input current	$V_{REF} = 5V$	0.5	0.7	2.5	mA
$V_{AVSS}$	Analog power input			0		V

**D-A CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = 25^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = V_{REF} = 5.12V$			1.0	%
$t_{SU}$	Setup time				3	$\mu s$
$R_O$	Output resistance		1	2	4	k $\Omega$
$V_{AVSS}$	Analog power input			0		V
$V_{VREF}$	Analog power input		4		$V_{CC}$	V
$I_{VREF}$	Reference power input current (Each pin)		0	2.5	5	mA