

DESCRIPTION

The M37451SSP/FP/GP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm pitch or 0.65mm pitch 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

M37451SSP/FP/GP has basically the same functions as M37451M4-XXXSP/FP/GP except the RAM size and the fact that these three need external ROM area.


FEATURES

- Number of basic instructions 71
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size ROM None
RAM 1024 bytes
- Instruction execution time
(minimum instructions at 12.5 MHz frequency) 0.64 μ s
- Single power supply 5V \pm 10%
- Power dissipation normal operation mode
(at 12.5MHz frequency) 40mW
- Subroutine nesting 128 levels max.
- Interrupt 15 events
- Master CPU bus interface 1 byte
- 16-bit timer 3
- 8-bit timer (Serial I/O use) 1
- Serial I/O (UART or clock synchronous) 1
- A-D converter (8-bit resolution) 3 channels (DIP)
8 channels (QFP)
- D-A converter (8-bit resolution) 2 channels
- PWM output with 8-bit prescaler
(Either resolution 8-bit or 16-bit is software selectable) 1
- Programmable I/O
(Ports P3, P5, P6) 24
- Input (Port P4) 3 (DIP), 8 (QFP)
- Output (Port D-A₁, D-A₂) 2

APPLICATION


Slave controller for PPCs, facsimiles and page printers
HDD, optical disk, inverter and industrial motor controllers
Industrial robots and machines

PIN CONFIGURATION (TOP VIEW)




Outline 64P4B

PIN CONFIGURATION (TOP VIEW)



Outline 80P6N




Outline 80P6S

NC : No connection


MITSUBISHI MICROCOMPUTERS M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

M37451SSP BLOCK DIAGRAM




M37451SFP BLOCK DIAGRAM



8-BIT CMOS MICROCOMPUTERS

MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

M37451SSP/FP/GP**8-BIT CMOS MICROCOMPUTER****M37451SGP BLOCK DIAGRAM**

FUNCTIONS OF M37451SSP/FP/GP

Parameter		Functions
Number of basic instructions		71(69 MELPS 740 basic instructions+2)
Instruction execution time		0.64μs(minimum instructions, at 12.5MHz frequency)
Clock frequency		12.5MHz(max.)
RAM size	M37451SSP/FP/GP	1024 bytes
Input/Output port	P3, P5, P6	I/O 8-bit×3
	P4	Input 3-bit×1(8-bit×1 for 80-pin model)
	D-A	Output 2-bit×1
Serial I/O		UART or clock synchronous
Timers		16-bit timer×3, 8-bit timer(serial I/O baud rate generator)×1
A-D converter		8-bit×3 channels(8 channels for 80-pin model)
D-A converter		8-bit×2 channels
Pulse width modulator(with 8-bit prescaler)		8-bit or 16-bit×1
Data bus buffer		1-byte input and output each
Subroutine nesting		128-levels (max.)
Interrupt		6 external interrupts, 8 internal interrupts, 1 software interrupt
Clock generating circuit		Built-in(ceramic or quartz crystal oscillator)
Supply voltage		5V±10%
Power dissipation		40mW(at 12.5MHz frequency)
Input/Output characters	Input/Output voltage	5V
	Output current	±5mA(max.)
Operating temperature range		-20 to 85°C
Device structure		CMOS silicon gate
Package	M37451SSP	64-pin shrink plastic molded DIP
	M37451SFP	80-pin plastic molded QFP(0.8mm pitch)
	M37451SGP	80-pin plastic molded QFP(0.65mm pitch)

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS}
CNV _{SS}	CNV _{SS}	Input	This is connected to V _{CC}
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open
X _{OUT}	Clock output	Output	
ϕ	Timing output	Output	Normally outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
A ₀ -A ₁₅	Address bus	Output	This is 16-bit address bus
D ₀ -D ₇	Data bus	I/O	This is 8-bit data bus
P3 ₀ -P3 ₇	Input/Output port P3	I/O	Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output, Serial I/O, PWM output, or even I/O function can be selected with a program
P4 ₀ -P4 ₂ (P4 ₀ -P4 ₇)	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins
P5 ₀ -P5 ₇	Input/Output port P5	I/O	An 8-bit input/output port with the same function as P3. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program
P6 ₀ -P6 ₇	Input/Output port P6	I/O	An 8-bit input/output port with the same function as P3. Pins P6 ₃ -P6 ₇ change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ -P6 ₂ may be programmed as external interrupt input pins
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output
V _{REF}	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied
AV _{CC}	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model AV _{CC} is connected to V _{CC} internally.
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only

BASIC FUNCTION BLOCKS

The differences between M37451M4-XXXSP/FP/GP and M37451SSP/FP/GP are noted below. Other functions are the same as M37451M4-XXXSP/FP/GP in microprocessor mode.

MEMORY

- Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

- RAM

RAM is used for data storage as well as a stack area.

- Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. (This area must be located in ROM area)

- Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes,

- Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes.




Fig. 1 Memory map

MITSUBISHI MICROCOMPUTERS
M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

00D6 ₁₆	P3 register	00EB ₁₆	PWM register (low-order)
00D7 ₁₆	P3 directional register	00EC ₁₆	PWM register (high-order)
00D8 ₁₆	P4 register/PWM prescaler latch	00ED ₁₆	Timer 1 control register
00D9 ₁₆	Additional function register	00EE ₁₆	Timer 2 control register
00DA ₁₆	P5 register	00EF ₁₆	Timer 3 control register
00DB ₁₆	P5 directional register	00F0 ₁₆	Timer 1 register (low-order)
00DC ₁₆	P6 register	00F1 ₁₆	Timer 1 register (high-order)
00DD ₁₆	P6 directional register	00F2 ₁₆	Timer 1 latch (low-order)
00DE ₁₆	MISRG1	00F3 ₁₆	Timer 1 latch (high-order)
00DF ₁₆	MISRG2	00F4 ₁₆	Timer 2 register (low-order)
00E0 ₁₆	D-A1 register	00F5 ₁₆	Timer 2 register (high-order)
00E1 ₁₆	D-A2 register	00F6 ₁₆	Timer 2 latch (low-order)
00E2 ₁₆	A-D register	00F7 ₁₆	Timer 2 latch (high-order)
00E3 ₁₆	A-D control register	00F8 ₁₆	Timer 3 register (low-order)
00E4 ₁₆	Data bus buffer register	00F9 ₁₆	Timer 3 register (high-order)
00E5 ₁₆	Data bus buffer status register	00FA ₁₆	Timer 3 latch (low-order)
00E6 ₁₆	Receive/transmit buffer register	00FB ₁₆	Timer 3 latch (high-order)
00E7 ₁₆	Serial I/O status register	00FC ₁₆	Interrupt request register 1
00E8 ₁₆	Serial I/O control register	00FD ₁₆	Interrupt request register 2
00E9 ₁₆	UART control register	00FE ₁₆	Interrupt control register 1
00EA ₁₆	Baud rate generator	00FF ₁₆	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3 to 7	V
V_I	Input voltage RESET, X_{IN}		-0.3 to 7	V
V_I	Input voltage $D_0-D_7, P_3_0-P_3_7, P_4_0-P_4_7,$ $P_5_0-P_5_7, P_6_0-P_6_7, ADV_{REF},$ $DAV_{REF}, V_{REF}, AV_{CC}$	With respect to V_{SS} Output transistors are at "OFF" state	-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage CNV_{SS}		-0.3 to 13	V
V_O	Output voltage $A_0-A_{15}, D_0-D_7, P_3_0-P_3_7,$ $P_5_0-P_5_7, P_6_0-P_6_7, X_{OUT},$ $\phi, RD, WR, R/W, RESET_{OUT}, SYNC$		-0.3 to $V_{CC}+0.3$	V
P_d	Power dissipation	$T_a = 25^\circ C$	1000 (Note 1)	mW
T_{opr}	Operating temperature		-20 to 85	°C
T_{stg}	Storage temperature		-40 to 125	°C

Note 1 : 500mW for QFP type

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=5V \pm 10\%$, $T_a=-20$ to $85^\circ C$ unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" input voltage RESET, X_{IN} , CNV_{SS} (Note 1)	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $D_0-D_7, P_3_0-P_3_7, P_4_0-P_4_7,$ $P_5_0-P_5_7, P_6_0-P_6_7$ (except Note 1)	2.0		V_{CC}	V
V_{IL}	"L" input voltage CNV_{SS} (Note 1)	0		0.2 V_{CC}	V
V_{IL}	"L" input voltage $D_0-D_7, P_3_0-P_3_7, P_4_0-P_4_7,$ $P_5_0-P_5_7, P_6_0-P_6_7$ (except Note 1)	0		0.8	V
V_{IL}	"L" input voltage RESET	0		0.12 V_{CC}	V
V_{IL}	"L" input voltage X_{IN}	0		0.16 V_{CC}	V
$I_{OL(peak)}$	"L" peak output current $A_0-A_{15}, D_0-D_7,$ $P_3_0-P_3_7, P_5_0-P_5_7,$ $P_6_0-P_6_7$			10	mA
$I_{OL(avg)}$	"L" average output current $A_0-A_{15}, D_0-D_7,$ $P_3_0-P_3_7, P_5_0-P_5_7,$ $P_6_0-P_6_7$ (Note 2)			5	mA
$I_{OH(peak)}$	"H" peak output current $A_0-A_{15}, D_0-D_7,$ $P_3_0-P_3_7, P_5_0-P_5_7,$ $P_6_0-P_6_7$			-10	mA
$I_{OH(avg)}$	"H" average output current $A_0-A_{15}, D_0-D_7,$ $P_3_0-P_3_7, P_5_0-P_5_7,$ $P_6_0-P_6_7$ (Note 2)			-5	mA
$f(X_{IN})$	Clock oscillating frequency	1		12.5	MHz

Note 1 : Ports operate as INT₁, INT₃(P₆0-P₆2), EV₁-EV₃(P₃0-P₃2), RXD(P₃4) and S_{CLK}(P₃6)

2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms

3 : The total of "L" output current $I_{OL(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is less than 40mA

The total of "H" output current $I_{OH(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, RD, WR and ϕ is less than 40mA

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, $f(X_{IN}) = 12.5MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ.	Max	
V_{OH}	"H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ	$I_{OH} = -2mA$	$V_{CC} - 1$			V
V_{OH}	"H" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇	$I_{OH} = -5mA$	$V_{CC} - 1$			V
V_{OL}	"L" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RD, WR, R/W, SYNC, RESET _{OUT} , ϕ	$I_{OL} = 2mA$			0.45	V
V_{OL}	"L" output voltage A ₀ -A ₁₅ , D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇	$I_{OL} = 5mA$			1	V
$V_{T+} - V_{T-}$	Hysteresis INT ₁ -INT ₃ (P ₆₀ -P ₆₂), EV ₁ -EV ₃ (P ₃₀ -P ₃₂), RxD(P ₃₄), SCLK(P ₃₆)	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X _{IN}			0.1	0.5	V
I_{IL}	"L" input current D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RESET, X _{IN}	$V_i = V_{SS}$	-5		5	μA
I_{IH}	"H" input current D ₀ -D ₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , RESET, X _{IN}	$V_i = V_{CC}$	-5		5	μA
V_{RAM}	RAM retention voltage	At stop mode	2			V
I_{CC}	Supply current	At system operation $f(X_{IN}) = 12.5MHz$		8	15	mA
		At stop mode (Note 1)		1	10	μA

Note 1 : The terminals RD, WR, R/W, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS} . A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included (Fig.7).

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, $f(X_{IN}) = 12.5MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ.	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = AV_{CC} = ADV_{REF} = 5V \pm 10\%$		± 1.5	± 3	LSB
t_{CONV}	Conversion time				49	$t_C(\phi)$
V_{IA}	Analog input voltage		AV_{SS}		AV_{CC}	V
V_{ADVREF}	Reference input voltage		2		V_{CC}	V
R_{LADDER}	Ladder resistance value	$ADV_{REF} = 5V$	20	35	50	$k\Omega$
I_{ADVREF}	Reference input current	$ADV_{REF} = 5V$	0.1	0.14	0.25	mA
V_{AVCC}	Analog power supply input voltage			V_{CC}		V
V_{AVSS}	Analog power supply input voltage			0		V

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = DAV_{REF} = 5V \pm 10\%$			1.0	%
t_{SU}	Setup time				3	μs
R_O	Output resistance		1	2	4	$k\Omega$
V_{AVSS}	Analog power supply input voltage			0		V
V_{DAVREF}	Reference input voltage		4		V_{CC}	V
I_{DAVREF}	Reference power input current		0	5	10	mA

TIMING REQUIREMENTS

Port ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{SU(P3D-\phi)}$	Port P3 input setup time	Fig 3	160			ns
$t_{SU(P4D-\phi)}$	Port P4 input setup time		160			ns
$t_{SU(P5D-\phi)}$	Port P5 input setup time		160			ns
$t_{SU(P6D-\phi)}$	Port P6 input setup time		160			ns
$t_{H(\phi-P3D)}$	Port P3 input hold time		40			ns
$t_{H(\phi-P4D)}$	Port P4 input hold time		40			ns
$t_{H(\phi-P5D)}$	Port P5 input hold time		40			ns
$t_{H(\phi-P6D)}$	Port P6 input hold time		40			ns
$t_C(X_{IN})$	External clock input cycle time		80		1000	ns
$t_W(X_{INL})$	External clock input "L" pulse width		20			ns
$t_W(X_{INH})$	External clock input "H" pulse width		20			ns
$t_R(X_{IN})$	External clock rising edge time				20	ns
$t_F(X_{IN})$	External clock falling edge time				20	ns

Master CPU bus interface timing (R and W separation type mode)

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{SU(CS-R)}$	CS setup time	Fig 4	0			ns
$t_{SU(CS-W)}$	CS setup time		0			ns
$t_{H(R-CS)}$	CS hold time		0			ns
$t_{H(W-CS)}$	CS hold time		0			ns
$t_{SU(A-R)}$	A0 setup time		10			ns
$t_{SU(A-W)}$	A0 setup time		10			ns
$t_{H(R-A)}$	A0 hold time		0			ns
$t_{H(W-A)}$	A0 hold time		0			ns
$t_W(R)$	Read pulse width		120			ns
$t_W(W)$	Write pulse width		120			ns
$t_{SU(D-W)}$	Date input setup time before write		50			ns
$t_{H(W-D)}$	Date input hold time after write		0			ns

Master CPU bus interface timing (R/W type mode)

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{SU(CS-E)}$	CS setup time	Fig 4	0			ns
$t_{H(E-CS)}$	CS hold time		0			ns
$t_{SU(A-E)}$	A0 setup time		10			ns
$t_{H(E-A)}$	A0 hold time		0			ns
$t_{SU(RW-E)}$	R/W setup time		0			ns
$t_{H(E-RW)}$	R/W hold time		0			ns
$t_W(EL)$	Enable clock "L" pulse width		120			ns
$t_W(EH)$	Enable clock "H" pulse width		120			ns
$t_R(E)$	Enable clock rising edge time				25	ns
$t_F(E)$	Enable clock falling edge time				25	ns
$t_{SU(D-E)}$	Data input setup time before write		50			ns
$t_{H(E-D)}$	Data input hold time after write		0			ns

Local bus/Memory expansion mode, Microprocessor mode

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{SU(D-\phi)}$	Data input setup time	Fig. 5	60			ns
$t_h(\phi-D)$	Data input hold time		0			ns
$t_{SU(D-RD)}$	Data input setup time		60			ns
$t_h(RD-D)$	Data input hold time		0			ns

Clock synchronous serial I/O ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU(RxD-SCLK)}$	Serial input setup time	Fig. 6	160			ns
$t_h(SCLK-RxD)$	Serial input hold time		80			ns
$t_f(RxD)$	Serial input rising edge time				30	ns
$t_f(RxD)$	Serial input falling edge time				30	ns
$t_f(SCLK)$	Serial input clock rising edge time				30	ns
$t_f(SCLK)$	Serial input clock falling edge time				30	ns
$t_C(SCLK)$	Serial input clock period		640			ns
$t_W(SCLKL)$	Serial input clock "L" pulse width		290			ns
$t_W(SCLKH)$	Serial input clock "H" pulse width		290			ns

SWITCHING CHARACTERISTICS

Port ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_d(\phi-P3Q)$	Port P3 data output delay time	Fig. 3			200	ns
$t_d(\phi-P5Q)$	Port P5 data output delay time				200	ns
$t_d(\phi-P6Q)$	Port P6 data output delay time				200	ns
$t_C(\phi)$	Cycle time		320		4000	ns
$t_W(\phi H)$	ϕ clock pulse width ("H" level)		150			ns
$t_W(\phi L)$	ϕ clock pulse width ("L" level)		130			ns
$t_f(\phi)$	ϕ clock rising edge time				20	ns
$t_f(\phi)$	ϕ clock falling edge time				20	ns

8-BIT CMOS MICROCOMPUTER

Master CPU bus interface (\bar{R} and \bar{W} separation type mode)

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{a(\bar{R}-D)}$	Data output enable time after read	Fig 4			80	ns
$t_{v(\bar{R}-D)}$	Data output disable time after read		0		30	ns
$t_{PLH(\bar{R}-PR)}$	P_{RDY} output transmission time after read				150	ns
$t_{PLH(\bar{W}-PR)}$	P_{RDY} output transmission time after write				150	ns

Master CPU bus interface (R/W type mode) ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_{a(E-D)}$	Data output enable time after read	Fig 4			80	ns
$t_{v(E-D)}$	Data output disable time after read		0		30	ns
$t_{PLH(E-PR)}$	P_{RDY} output transmission time after E clock				150	ns

Local bus/Memory expansion mode, microprocessor mode

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min	Typ	Max	
$t_d(\phi-A)$	Address delay time after ϕ	Fig 5			80	ns
$t_v(\phi-A)$	Address effective time after ϕ		10			ns
$t_v(RD-A)$	Address effective time after \bar{RD}		10			ns
$t_v(WR-A)$	Address effective time after \bar{WR}		10			ns
$t_d(\phi-D)$	Data output delay time after ϕ				80	ns
$t_d(WR-D)$	Data output delay time after \bar{WR}				80	ns
$t_v(\phi-D)$	Data output effective time after ϕ		20			ns
$t_v(WR-D)$	Data output effective time after \bar{WR}		20			ns
$t_d(\phi-RW)$	R/W delay time after ϕ				80	ns
$t_d(\phi-SYNC)$	SYNC delay time after ϕ				80	ns
$t_w(RD)$	RD pulse width		130			ns
$t_w(WR)$	WR pulse width		130			ns

Clock synchronous serial I/O ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_d(s_{CLK}-T_{xD})$	Serial output delay time	Fig 6			100	ns
$t_r(s_{CLK})$	Serial output clock rising edge time				30	ns
$t_f(s_{CLK})$	Serial output clock falling edge time				30	ns
$t_c(s_{CLK})$	Serial output clock period		640			ns
$t_w(s_{CLKL})$	Serial output clock "L" pulse width		290			ns
$t_w(s_{CLKH})$	Serial output clock "H" pulse width		290			ns

TEST CONDITION

Input voltage level : V_{IH} 2.4V

V_{IL} 0.45V

Output test level : V_{OH} 2.0V

V_{OL} 0.8V




Fig. 3 Port test circuit




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit




Fig. 6 Serial I/O test circuit





Fig. 7 I_{CC} (at stop mode) test condition

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : $V_{IH}=0.8V_{CC}$, $V_{IL}=0.16V_{CC}$ of X_{IN}


Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram

Read




8-BIT CMOS MICROCOMPUTER



Write



Master CPU interface/ R/W type timing diagram



Local bus timing diagram



8-BIT CMOS MICROCOMPUTER

Clock synchronous serial I/O timing diagram

